| /linux/include/dt-bindings/clock/ |
| H A D | stm32fx-clock.h | 48 #define CLK_UART5 22 macro
|
| H A D | actions,s500-cmu.h | 63 #define CLK_UART5 43 macro
|
| H A D | actions,s700-cmu.h | 63 #define CLK_UART5 41 macro
|
| H A D | actions,s900-cmu.h | 90 #define CLK_UART5 72 macro
|
| H A D | rockchip,rk3562-cru.h | 205 #define CLK_UART5 193 macro
|
| H A D | spacemit,k1-syscon.h | 89 #define CLK_UART5 4 macro
|
| H A D | rockchip,rk3528-cru.h | 409 #define CLK_UART5 397 macro
|
| H A D | rockchip,rk3588-cru.h | 201 #define CLK_UART5 186 macro
|
| /linux/arch/arm64/boot/dts/actions/ |
| H A D | s700.dtsi | 159 clocks = <&cmu CLK_UART5>;
|
| H A D | s900.dtsi | 165 clocks = <&cmu CLK_UART5>;
|
| /linux/arch/arm/boot/dts/actions/ |
| H A D | owl-s500.dtsi | 176 clocks = <&cmu CLK_UART5>;
|
| /linux/drivers/clk/actions/ |
| H A D | owl-s500.c | 494 [CLK_UART5] = &uart5_clk.common.hw,
|
| H A D | owl-s700.c | 533 [CLK_UART5] = &clk_uart5.common.hw,
|
| H A D | owl-s900.c | 681 [CLK_UART5] = &uart5_clk.common.hw,
|
| /linux/drivers/clk/ |
| H A D | clk-stm32f4.c | 1465 CLK_UART5, "uart5",
1617 CLK_UART5, "uart5",
|
| /linux/arch/arm/boot/dts/st/ |
| H A D | stm32f746.dtsi | 342 clocks = <&rcc 1 CLK_UART5>;
|
| /linux/drivers/clk/rockchip/ |
| H A D | clk-rk3562.c | 183 MUX(CLK_UART5, "clk_uart5", clk_uart5_p, CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3528.c | 228 MUX(CLK_UART5, "clk_uart5", sclk_uart5_src_p, CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3588.c | 625 MUX(CLK_UART5, "clk_uart5", clk_uart5_p, CLK_SET_RATE_PARENT,
|
| /linux/arch/riscv/boot/dts/spacemit/ |
| H A D | k1.dtsi | 719 clocks = <&syscon_apbc CLK_UART5>,
|
| /linux/drivers/clk/spacemit/ |
| H A D | ccu-k1.c | 772 [CLK_UART5] = &uart5_clk.common.hw,
|
| /linux/drivers/clk/renesas/ |
| H A D | r9a06g032-clocks.c | 670 D_UGATE(CLK_UART5, "clk_uart5", UART_GROUP_34567, 1,
|