Home
last modified time | relevance | path

Searched refs:fcr (Results 1 – 25 of 37) sorted by relevance

12

/linux/arch/m68k/include/asm/
H A Dsun3xflop.h39 unsigned char fcr; member
86 unsigned char fcr = sun3x_fdc.fcr; in sun3x_82072_fd_outb() local
89 fcr |= (FCR_DSEL0 | FCR_MTRON); in sun3x_82072_fd_outb()
91 fcr &= ~(FCR_DSEL0 | FCR_MTRON); in sun3x_82072_fd_outb()
94 if(fcr != sun3x_fdc.fcr) { in sun3x_82072_fd_outb()
95 *(sun3x_fdc.fcr_r) = fcr; in sun3x_82072_fd_outb()
96 sun3x_fdc.fcr = fcr; in sun3x_82072_fd_outb()
[all...]
/linux/lib/reed_solomon/
H A Dreed_solomon.c62 * @fcr: first root of RS code generator polynomial, index form
71 int fcr, int prim, int nroots, gfp_t gfp) in codec_init() argument
84 rs->fcr = fcr; in codec_init()
135 for (i = 0, root = fcr * prim; i < nroots; i++, root += prim) { in codec_init()
207 * @fcr: the first consecutive root of the rs code generator polynomial
214 int (*gffunc)(int), int fcr, in init_rs_internal() argument
224 if (fcr < 0 || fcr >= (1<<symsize)) in init_rs_internal()
253 if (fcr ! in init_rs_internal()
288 init_rs_gfp(int symsize,int gfpoly,int fcr,int prim,int nroots,gfp_t gfp) init_rs_gfp() argument
308 init_rs_non_canonical(int symsize,int (* gffunc)(int),int fcr,int prim,int nroots) init_rs_non_canonical() argument
[all...]
H A Ddecode_rs.c18 int fcr = rs->fcr; variable
73 (fcr + i) * prim)];
85 (fcr+i)*prim)];
249 * inv(X(l))**(fcr-1) and den = lambda_pr(inv(X(l))) all in poly-form
267 num2 = alpha_to[rs_modnn(rs, root[j] * (fcr - 1) + nn)];
295 k = (fcr + i) * prim * (nn-loc[j]-1);
H A Dtest_rslib.c237 int fcr = rs->fcr; in compute_syndrome() local
249 + (fcr + i) * prim)]; in compute_syndrome()
/linux/include/linux/
H A Drslib.h25 * @fcr: First consecutive root, index form
40 int fcr; member
81 struct rs_control *init_rs_gfp(int symsize, int gfpoly, int fcr, int prim,
90 * @fcr: the first consecutive root of the rs code generator polynomial
97 static inline struct rs_control *init_rs(int symsize, int gfpoly, int fcr, in init_rs() argument
100 return init_rs_gfp(symsize, gfpoly, fcr, prim, nroots, GFP_KERNEL); in init_rs()
104 int fcr, int prim, int nroots);
/linux/arch/powerpc/platforms/powermac/
H A Dfeature.c164 unsigned long fcr; in ohare_htw_scc_enable() local
190 fcr = MACIO_IN32(OHARE_FCR); in ohare_htw_scc_enable()
192 if (!(fcr & OH_SCC_ENABLE)) { in ohare_htw_scc_enable()
193 fcr |= OH_SCC_ENABLE; in ohare_htw_scc_enable()
201 fcr &= ~HRW_SCC_TRANS_EN_N; in ohare_htw_scc_enable()
202 MACIO_OUT32(OHARE_FCR, fcr); in ohare_htw_scc_enable()
203 fcr |= (rmask = HRW_RESET_SCC); in ohare_htw_scc_enable()
204 MACIO_OUT32(OHARE_FCR, fcr); in ohare_htw_scc_enable()
206 fcr |= (rmask = OH_SCC_RESET); in ohare_htw_scc_enable()
207 MACIO_OUT32(OHARE_FCR, fcr); in ohare_htw_scc_enable()
604 u32 fcr; core99_scc_enable() local
[all...]
/linux/drivers/net/ethernet/freescale/
H A Dgianfar_ethtool.c609 u32 fcr = 0x0, fpr = FPR_FILER_MASK; in ethflow_to_filer_rules() local
612 fcr = RQFCR_PID_DAH | RQFCR_CMP_NOMATCH | in ethflow_to_filer_rules()
615 priv->ftp_rqfcr[priv->cur_filer_idx] = fcr; in ethflow_to_filer_rules()
616 gfar_write_filer(priv, priv->cur_filer_idx, fcr, fpr); in ethflow_to_filer_rules()
619 fcr = RQFCR_PID_DAL | RQFCR_CMP_NOMATCH | in ethflow_to_filer_rules()
622 priv->ftp_rqfcr[priv->cur_filer_idx] = fcr; in ethflow_to_filer_rules()
623 gfar_write_filer(priv, priv->cur_filer_idx, fcr, fpr); in ethflow_to_filer_rules()
628 fcr = RQFCR_PID_VID | RQFCR_CMP_NOMATCH | RQFCR_HASH | in ethflow_to_filer_rules()
630 gfar_write_filer(priv, priv->cur_filer_idx, fcr, fpr); in ethflow_to_filer_rules()
632 priv->ftp_rqfcr[priv->cur_filer_idx] = fcr; in ethflow_to_filer_rules()
[all...]
H A Dgianfar.h1236 unsigned int far, unsigned int fcr, unsigned int fpr) in gfar_write_filer() argument
1241 gfar_write(&regs->rqfcr, fcr); in gfar_write_filer()
1246 unsigned int far, unsigned int *fcr, unsigned int *fpr) in gfar_read_filer() argument
1251 *fcr = gfar_read(&regs->rqfcr); in gfar_read_filer()
/linux/drivers/mtd/nand/raw/
H A Dfsl_elbc_nand.c216 "fsl_elbc_run_command: fmr=%08x fir=%08x fcr=%08x\n", in fsl_elbc_run_command()
217 in_be32(&lbc->fmr), in_be32(&lbc->fir), in_be32(&lbc->fcr)); in fsl_elbc_run_command()
240 "command failed: fir %x fcr %x status %x mdr %x\n", in fsl_elbc_run_command()
241 in_be32(&lbc->fir), in_be32(&lbc->fcr), in fsl_elbc_run_command()
289 out_be32(&lbc->fcr, (NAND_CMD_READ0 << FCR_CMD0_SHIFT) | in fsl_elbc_do_read()
299 out_be32(&lbc->fcr, NAND_CMD_READOOB << FCR_CMD0_SHIFT); in fsl_elbc_do_read()
301 out_be32(&lbc->fcr, NAND_CMD_READ0 << FCR_CMD0_SHIFT); in fsl_elbc_do_read()
374 out_be32(&lbc->fcr, command << FCR_CMD0_SHIFT); in fsl_elbc_cmdfunc()
406 out_be32(&lbc->fcr, in fsl_elbc_cmdfunc()
420 __be32 fcr; in fsl_elbc_cmdfunc() local
[all...]
/linux/drivers/tty/serial/8250/
H A D8250_port.c69 .fcr = UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_10,
88 .fcr = UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_01 |
97 .fcr = UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_10 |
111 .fcr = UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_01,
120 .fcr = UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_01 |
129 .fcr = UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_10,
136 .fcr = UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_11,
143 .fcr = UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_10,
150 .fcr = UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_10,
157 .fcr
[all...]
/linux/arch/csky/include/uapi/asm/
H A Dptrace.h44 unsigned long fcr; member
/linux/arch/csky/abiv2/
H A Dfpu.c160 user_fp->fcr = tmp1; in save_to_user_fp()
219 tmp1 = user_fp->fcr; in restore_from_user_fp()
/linux/drivers/net/ethernet/davicom/
H A Ddm9051.c260 u8 fcr = 0; in dm9051_set_fcr() local
263 fcr |= FCR_BKPM | FCR_FLCE; in dm9051_set_fcr()
265 fcr |= FCR_TXPEN; in dm9051_set_fcr()
267 return dm9051_set_reg(db, DM9051_FCR, fcr); in dm9051_set_fcr()
305 u8 fcr = 0; in dm9051_update_fcr() local
308 fcr |= FCR_BKPM | FCR_FLCE; in dm9051_update_fcr()
310 fcr |= FCR_TXPEN; in dm9051_update_fcr()
312 return dm9051_update_bits(db, DM9051_FCR, FCR_RXTX_BITS, fcr); in dm9051_update_fcr()
/linux/drivers/tty/serial/
H A Dpxa.c406 unsigned char cval, fcr = 0; in serial_pxa_set_termios() local
427 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR1; in serial_pxa_set_termios()
429 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR8; in serial_pxa_set_termios()
431 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR32; in serial_pxa_set_termios()
506 serial_out(up, UART_FCR, fcr); in serial_pxa_set_termios()
H A Dpch_uart.c221 unsigned int fcr; member
481 iowrite8(PCH_UART_FCR_FIFOE | priv->fcr, priv->membase + UART_FCR); in pch_uart_hal_fifo_reset()
482 iowrite8(PCH_UART_FCR_FIFOE | priv->fcr | flag, in pch_uart_hal_fifo_reset()
484 iowrite8(priv->fcr, priv->membase + UART_FCR); in pch_uart_hal_fifo_reset()
493 u8 fcr; in pch_uart_hal_set_fifo() local
531 fcr = in pch_uart_hal_set_fifo()
536 iowrite8(fcr, priv->membase + UART_FCR); in pch_uart_hal_set_fifo()
537 priv->fcr = fcr; in pch_uart_hal_set_fifo()
1708 priv->fcr in pch_uart_init_port()
[all...]
H A Dserial-tegra.c307 unsigned long fcr = tup->fcr_shadow; in tegra_uart_fifo_reset() local
314 fcr |= fcr_bits & (UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT); in tegra_uart_fifo_reset()
315 tegra_uart_write(tup, fcr, UART_FCR); in tegra_uart_fifo_reset()
317 fcr &= ~UART_FCR_ENABLE_FIFO; in tegra_uart_fifo_reset()
318 tegra_uart_write(tup, fcr, UART_FCR); in tegra_uart_fifo_reset()
320 fcr |= fcr_bits & (UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT); in tegra_uart_fifo_reset()
321 tegra_uart_write(tup, fcr, UART_FCR); in tegra_uart_fifo_reset()
322 fcr |= UART_FCR_ENABLE_FIFO; in tegra_uart_fifo_reset()
323 tegra_uart_write(tup, fcr, UART_FCR); in tegra_uart_fifo_reset()
H A Dsunsu.c752 unsigned char cval, fcr = 0; in sunsu_change_speed() local
791 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_TRIGGER_1; in sunsu_change_speed()
794 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_TRIGGER_14; in sunsu_change_speed()
797 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_TRIGGER_8; in sunsu_change_speed()
800 fcr |= UART_FCR7_64BYTE; in sunsu_change_speed()
858 serial_out(up, UART_FCR, fcr); /* set fcr */ in sunsu_change_speed()
862 if (fcr & UART_FCR_ENABLE_FIFO) { in sunsu_change_speed()
866 serial_out(up, UART_FCR, fcr); /* set fcr */ in sunsu_change_speed()
[all...]
H A Dma35d1_serial.c380 u32 fcr; in ma35d1serial_startup() local
396 fcr = serial_in(up, MA35_FCR_REG); in ma35d1serial_startup()
397 fcr |= MA35_FCR_RFITL_4BYTES | MA35_FCR_RTSTL_8BYTES; in ma35d1serial_startup()
398 serial_out(up, MA35_FCR_REG, fcr); in ma35d1serial_startup()
H A Domap-serial.c134 unsigned char fcr; member
811 up->fcr = UART_FCR_R_TRIG_01 | UART_FCR_T_TRIG_01 | in serial_omap_set_termios()
900 up->fcr &= ~OMAP_UART_FCR_RX_FIFO_TRIG_MASK; in serial_omap_set_termios()
901 up->fcr &= ~OMAP_UART_FCR_TX_FIFO_TRIG_MASK; in serial_omap_set_termios()
902 up->fcr |= UART_FCR6_R_TRIGGER_16 | UART_FCR6_T_TRIGGER_24 | in serial_omap_set_termios()
905 serial_out(up, UART_FCR, up->fcr); in serial_omap_set_termios()
1686 serial_out(up, UART_FCR, up->fcr | UART_FCR_CLEAR_XMIT | in serial_omap_mdr1_errataset()
1722 serial_out(up, UART_FCR, up->fcr); in serial_omap_restore_context()
H A Dmilbeaut_usio.c123 u16 fcr = readw(port->membase + MLB_USIO_REG_FCR); in mlb_usio_start_tx() local
125 writew(fcr | MLB_USIO_FCR_FTIE, port->membase + MLB_USIO_REG_FCR); in mlb_usio_start_tx()
126 if (!(fcr & MLB_USIO_FCR_FDRQ)) in mlb_usio_start_tx()
H A Dserial_txx9.c577 unsigned int cval, fcr = 0; in serial_txx9_set_termios() local
623 fcr = TXX9_SIFCR_TDIL_MAX | TXX9_SIFCR_RDIL_1; in serial_txx9_set_termios()
677 sio_out(up, TXX9_SIFCR, fcr); in serial_txx9_set_termios()
/linux/arch/sh/include/asm/
H A Dsmc37c93x.h92 #define fcr iir macro
/linux/arch/csky/kernel/
H A Dasm-offsets.c22 DEFINE(THREAD_FCR, offsetof(struct thread_struct, user_fp.fcr)); in main()
/linux/drivers/clk/renesas/
H A Drcar-gen3-cpg.c272 unsigned int fcr, in __cpg_z_clk_register() argument
289 zclk->reg = reg + fcr; in __cpg_z_clk_register()
/linux/arch/powerpc/include/asm/
H A Dfsl_lbc.h207 __be32 fcr; /**< Flash Command Register */ member

12