Home
last modified time | relevance | path

Searched refs:cfg2 (Results 1 – 25 of 27) sorted by relevance

12

/linux/drivers/net/ethernet/microchip/sparx5/
H A Dsparx5_mactable.c140 u32 mach, macl, cfg2; in sparx5_mact_get() local
143 cfg2 = spx5_rd(sparx5, LRN_MAC_ACCESS_CFG_2); in sparx5_mact_get()
144 if (LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD_GET(cfg2)) { in sparx5_mact_get()
154 *pcfg2 = cfg2; in sparx5_mact_get()
164 u32 cfg2; in sparx5_mact_getnext() local
181 ret = sparx5_mact_get(sparx5, mac, vid, &cfg2); in sparx5_mact_getnext()
183 *pcfg2 = cfg2; in sparx5_mact_getnext()
195 u32 cfg2; in sparx5_mact_find() local
208 cfg2 = spx5_rd(sparx5, LRN_MAC_ACCESS_CFG_2); in sparx5_mact_find()
209 if (LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD_GET(cfg2)) in sparx5_mact_find()
298 u32 cfg2; sparx5_add_mact_entry() local
365 sparx5_mact_handle_entry(struct sparx5 * sparx5,unsigned char mac[ETH_ALEN],u16 vid,u32 cfg2) sparx5_mact_handle_entry() argument
429 u32 cfg2; sparx5_mact_pull_work() local
[all...]
/linux/drivers/perf/
H A Dfsl_imx8_ddr_perf.c557 int cfg2 = event->attr.config2; in ddr_perf_event_add() local
589 cfg2 ^= READ_CHANNEL_REVERT; in ddr_perf_event_add()
590 cfg2 |= FIELD_PREP(READ_PORT_MASK, cfg2); in ddr_perf_event_add()
593 cfg2 ^= WRITE_CHANNEL_REVERT; in ddr_perf_event_add()
594 cfg2 |= FIELD_PREP(WRITE_PORT_MASK, cfg2); in ddr_perf_event_add()
597 writel(cfg2, pmu->base + COUNTER_MUX_CNTL + ((counter - 1) << 4)); in ddr_perf_event_add()
H A Dfsl_imx9_ddr_perf.c629 int cfg2 = event->attr.config2; in ddr_perf_event_add() local
648 imx93_ddr_perf_monitor_config(pmu, event_id, counter, cfg1, cfg2); in ddr_perf_event_add()
652 imx95_ddr_perf_monitor_config(pmu, event_id, counter, cfg1, cfg2); in ddr_perf_event_add()
/linux/drivers/gpu/drm/msm/dp/
H A Ddp_panel.c440 u32 cfg, cfg2, misc; in msm_dp_panel_enable_vsc_sdp() local
443 cfg2 = msm_dp_read_link(panel, MMSS_DP_SDP_CFG2); in msm_dp_panel_enable_vsc_sdp()
449 cfg2 |= GENERIC0_SDPSIZE_VALID; in msm_dp_panel_enable_vsc_sdp()
450 msm_dp_write_link(panel, MMSS_DP_SDP_CFG2, cfg2); in msm_dp_panel_enable_vsc_sdp()
469 u32 cfg, cfg2, misc; in msm_dp_panel_disable_vsc_sdp() local
472 cfg2 = msm_dp_read_link(panel, MMSS_DP_SDP_CFG2); in msm_dp_panel_disable_vsc_sdp()
478 cfg2 &= ~GENERIC0_SDPSIZE_VALID; in msm_dp_panel_disable_vsc_sdp()
479 msm_dp_write_link(panel, MMSS_DP_SDP_CFG2, cfg2); in msm_dp_panel_disable_vsc_sdp()
/linux/drivers/usb/typec/mux/
H A Dps883x.c62 int cfg1, int cfg2) in ps883x_configure() argument
79 ret = regmap_write(retimer->regmap, REG_USB_PORT_CONN_STATUS_2, cfg2); in ps883x_configure()
92 int cfg2 = 0x00; in ps883x_set() local
96 return ps883x_configure(retimer, cfg0, cfg1, cfg2); in ps883x_set()
134 return ps883x_configure(retimer, cfg0, cfg1, cfg2); in ps883x_set()
/linux/drivers/iio/adc/
H A Dimx7d_adc.c237 u32 cfg2; in imx7d_adc_channel_set() local
259 cfg2 = readl(info->regs + IMX7D_EACH_CHANNEL_REG_OFFSET * channel + in imx7d_adc_channel_set()
262 cfg2 |= imx7d_adc_average_num[info->adc_feature.avg_num]; in imx7d_adc_channel_set()
268 writel(cfg2, info->regs + IMX7D_EACH_CHANNEL_REG_OFFSET * channel + in imx7d_adc_channel_set()
/linux/arch/sparc/include/asm/
H A Dsbi.h22 /* 0x0018 */ u32 cfg2; /* Slot2 config reg */ member
/linux/sound/pci/
H A Dals4000.c692 u32 cfg2 = 0; in snd_als4000_set_addr() local
695 cfg2 |= (mpu_io | 1) << 16; in snd_als4000_set_addr()
697 cfg2 |= (sb_io | 1); in snd_als4000_set_addr()
703 snd_als4k_gcr_write_addr(iobase, ALS4K_GCRA9_LEGACY_CFG2, cfg2); in snd_als4000_set_addr()
/linux/drivers/net/ethernet/agere/
H A Det131x.c870 u32 cfg2; in et1310_config_mac_regs2() local
876 cfg2 = readl(&mac->cfg2); in et1310_config_mac_regs2()
880 cfg2 &= ~ET_MAC_CFG2_IFMODE_MASK; in et1310_config_mac_regs2()
882 cfg2 |= ET_MAC_CFG2_IFMODE_1000; in et1310_config_mac_regs2()
885 cfg2 |= ET_MAC_CFG2_IFMODE_100; in et1310_config_mac_regs2()
901 cfg2 |= 0x7 << ET_MAC_CFG2_PREAMBLE_SHIFT; in et1310_config_mac_regs2()
902 cfg2 |= ET_MAC_CFG2_IFMODE_LEN_CHECK; in et1310_config_mac_regs2()
903 cfg2 |= ET_MAC_CFG2_IFMODE_PAD_CRC; in et1310_config_mac_regs2()
904 cfg2 | in et1310_config_mac_regs2()
[all...]
H A Det131x.h1048 u32 cfg2; /* 0x5004 */ member
/linux/drivers/mmc/host/
H A Drtsx_pci_sdmmc.c435 u8 cfg2 = 0; in sd_read_long_data() local
448 cfg2 |= SD_NO_CHECK_WAIT_CRC_TO; in sd_read_long_data()
467 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG2, 0xFF, cfg2 | resp_type); in sd_read_long_data()
493 u8 cfg2; in sd_write_long_data() local
504 cfg2 = SD_NO_CALCULATE_CRC7 | SD_CHECK_CRC16 | in sd_write_long_data()
508 cfg2 |= SD_NO_CHECK_WAIT_CRC_TO; in sd_write_long_data()
526 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG2, 0xFF, cfg2); in sd_write_long_data()
/linux/drivers/gpu/drm/exynos/
H A Dexynos_drm_fimc.c419 u32 cfg1, cfg2; in fimc_src_set_transf() local
427 cfg2 = fimc_read(ctx, EXYNOS_CITRGFMT); in fimc_src_set_transf()
428 cfg2 &= ~EXYNOS_CITRGFMT_INROT90_CLOCKWISE; in fimc_src_set_transf()
438 cfg2 |= EXYNOS_CITRGFMT_INROT90_CLOCKWISE; in fimc_src_set_transf()
455 cfg2 |= EXYNOS_CITRGFMT_INROT90_CLOCKWISE; in fimc_src_set_transf()
464 fimc_write(ctx, cfg2, EXYNOS_CITRGFMT); in fimc_src_set_transf()
/linux/drivers/net/ethernet/atheros/
H A Dag71xx.c1022 u32 cfg1, cfg2; in ag71xx_mac_link_up() local
1026 cfg2 = ag71xx_rr(ag, AG71XX_REG_MAC_CFG2); in ag71xx_mac_link_up()
1027 cfg2 &= ~(MAC_CFG2_IF_1000 | MAC_CFG2_IF_10_100 | MAC_CFG2_FDX); in ag71xx_mac_link_up()
1028 cfg2 |= duplex ? MAC_CFG2_FDX : 0; in ag71xx_mac_link_up()
1038 cfg2 |= MAC_CFG2_IF_1000; in ag71xx_mac_link_up()
1042 cfg2 |= MAC_CFG2_IF_10_100; in ag71xx_mac_link_up()
1046 cfg2 |= MAC_CFG2_IF_10_100; in ag71xx_mac_link_up()
1052 ag71xx_wr(ag, AG71XX_REG_MAC_CFG2, cfg2); in ag71xx_mac_link_up()
/linux/drivers/media/platform/atmel/
H A Datmel-isi.c146 u32 cfg2, psize; in configure_geometry() local
153 /* According to sensor's output format to set cfg2 */ in configure_geometry()
154 cfg2 = isi->current_fmt->swap; in configure_geometry()
158 cfg2 |= ((isi->fmt.fmt.pix.width - 1) << ISI_CFG2_IM_HSIZE_OFFSET) & in configure_geometry()
161 cfg2 |= ((isi->fmt.fmt.pix.height - 1) << ISI_CFG2_IM_VSIZE_OFFSET) in configure_geometry()
163 isi_writel(isi, ISI_CFG2, cfg2); in configure_geometry()
/linux/drivers/net/wireless/ath/ath11k/
H A Ddebugfs_sta.c722 cfg_params.cfg2 |= FIELD_PREP(GENMASK(7, 0), sta->addr[0]); in ath11k_write_htt_peer_stats_reset()
723 cfg_params.cfg2 |= FIELD_PREP(GENMASK(15, 8), sta->addr[1]); in ath11k_write_htt_peer_stats_reset()
724 cfg_params.cfg2 |= FIELD_PREP(GENMASK(23, 16), sta->addr[2]); in ath11k_write_htt_peer_stats_reset()
725 cfg_params.cfg2 |= FIELD_PREP(GENMASK(31, 24), sta->addr[3]); in ath11k_write_htt_peer_stats_reset()
H A Ddp.h1548 u32 cfg2; member
H A Ddebugfs_htt_stats.c4674 cfg_params->cfg2 |= FIELD_PREP(GENMASK(7, 0), mac_addr[0]); in ath11k_prep_htt_stats_cfg_params()
4675 cfg_params->cfg2 |= FIELD_PREP(GENMASK(15, 8), mac_addr[1]); in ath11k_prep_htt_stats_cfg_params()
4676 cfg_params->cfg2 |= FIELD_PREP(GENMASK(23, 16), mac_addr[2]); in ath11k_prep_htt_stats_cfg_params()
4677 cfg_params->cfg2 |= FIELD_PREP(GENMASK(31, 24), mac_addr[3]); in ath11k_prep_htt_stats_cfg_params()
4700 cfg_params->cfg2 |= FIELD_PREP(GENMASK(7, 0), mac_addr[4]); in ath11k_prep_htt_stats_cfg_params()
4701 cfg_params->cfg2 |= FIELD_PREP(GENMASK(15, 8), mac_addr[5]); in ath11k_prep_htt_stats_cfg_params()
H A Ddp_tx.c1171 cmd->cfg_param2 = cfg_params->cfg2; in ath11k_dp_tx_htt_h2t_ext_stats_req()
/linux/arch/mips/kernel/
H A Dcpu-probe.c1658 u32 cfg2 = read_cpucfg(LOONGSON_CFG2); in decode_cpucfg() local
1664 if (cfg2 & LOONGSON_CFG2_LEXT1) in decode_cpucfg()
1667 if (cfg2 & LOONGSON_CFG2_LEXT2) in decode_cpucfg()
1670 if (cfg2 & LOONGSON_CFG2_LSPW) { in decode_cpucfg()
/linux/drivers/net/wireless/realtek/rtl8xxxu/
H A D8710b.c574 u32 cfg0, cfg2, vendor; in rtl8710bu_identify_chip() local
647 cfg2 = rtl8710b_read_syson_reg(priv, REG_SYS_SYSTEM_CFG2_8710B); in rtl8710bu_identify_chip()
648 priv->rom_rev = cfg2 & 0xf; in rtl8710bu_identify_chip()
/linux/drivers/infiniband/hw/erdma/
H A Derdma_verbs.c59 req.cfg2 = FIELD_PREP(ERDMA_CMD_CREATE_QP_TYPE_MASK, in create_qp_cmd()
62 req.cfg2 = FIELD_PREP(ERDMA_CMD_CREATE_QP_TYPE_MASK, in create_qp_cmd()
166 req.cfg2 = FIELD_PREP(ERDMA_CMD_REGMR_PAGESIZE_MASK, in regmr_cmd()
181 req.cfg2 |= FIELD_PREP(ERDMA_CMD_REGMR_MTT_PAGESIZE_MASK, in regmr_cmd()
246 req.cfg2 = FIELD_PREP(ERDMA_CMD_CREATE_CQ_DB_CFG_MASK, in create_cq_cmd()
/linux/drivers/spi/
H A Dspi-stm32.c2120 u32 cr1 = 0, cfg2 = 0; in stm32h7_spi_config() local
2130 cfg2 &= ~STM32H7_SPI_CFG2_SSM; in stm32h7_spi_config()
2145 cfg2 |= STM32H7_SPI_CFG2_MASTER | STM32H7_SPI_CFG2_SSM | STM32H7_SPI_CFG2_AFCNTR; in stm32h7_spi_config()
2149 stm32_spi_set_bits(spi, STM32H7_SPI_CFG2, cfg2); in stm32h7_spi_config()
/linux/drivers/pinctrl/nuvoton/
H A Dpinctrl-wpcm450.c77 u8 cfg0, cfg1, cfg2; member
88 /* range cfg0 cfg1 cfg2 blink out in IRQ map */
/linux/tools/perf/Documentation/
H A Dperf-record.txt89 perf record -e some_event/@cfg1,@cfg2=config/ ...
91 will see 'cfg1' and 'cfg2=config' pushed to the PMU driver associated
/linux/drivers/net/wireless/ath/ath12k/
H A Ddp_tx.c1541 cmd->cfg_param2 = cpu_to_le32(cfg_params->cfg2); in ath12k_dp_tx_htt_h2t_ext_stats_req()

12