Home
last modified time | relevance | path

Searched refs:CM (Results 1 – 25 of 35) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn20/
H A Ddcn20_dpp.h33 SRI(CM_BLNDGAM_LUT_WRITE_EN_MASK, CM, id), \
34 SRI(CM_BLNDGAM_RAMB_SLOPE_CNTL_B, CM, id), \
35 SRI(CM_BLNDGAM_RAMB_SLOPE_CNTL_G, CM, id), \
36 SRI(CM_BLNDGAM_RAMB_SLOPE_CNTL_R, CM, id), \
37 SRI(CM_BLNDGAM_RAMA_SLOPE_CNTL_B, CM, id), \
38 SRI(CM_BLNDGAM_RAMA_SLOPE_CNTL_G, CM, id), \
39 SRI(CM_BLNDGAM_RAMA_SLOPE_CNTL_R, CM, id)
42 SRI(CM_BLNDGAM_CONTROL, CM, id), \
43 SRI(CM_BLNDGAM_RAMB_START_CNTL_B, CM, id), \
44 SRI(CM_BLNDGAM_RAMB_START_CNTL_G, CM, i
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn30/
H A Ddcn30_dpp.h34 SRI(CM_DEALPHA, CM, id),\
35 SRI(CM_MEM_PWR_STATUS, CM, id),\
36 SRI(CM_BIAS_CR_R, CM, id),\
37 SRI(CM_BIAS_Y_G_CB_B, CM, id),\
39 SRI(CM_GAMCOR_CONTROL, CM, id),\
40 SRI(CM_GAMCOR_LUT_CONTROL, CM, id),\
41 SRI(CM_GAMCOR_LUT_INDEX, CM, id),\
42 SRI(CM_GAMCOR_LUT_INDEX, CM, id),\
43 SRI(CM_GAMCOR_LUT_DATA, CM, id),\
44 SRI(CM_GAMCOR_RAMB_START_CNTL_B, CM, i
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn10/
H A Ddcn10_dpp.h45 SRI(CM_GAMUT_REMAP_CONTROL, CM, id),\
46 SRI(CM_GAMUT_REMAP_C11_C12, CM, id),\
47 SRI(CM_GAMUT_REMAP_C13_C14, CM, id),\
48 SRI(CM_GAMUT_REMAP_C21_C22, CM, id),\
49 SRI(CM_GAMUT_REMAP_C23_C24, CM, id),\
50 SRI(CM_GAMUT_REMAP_C31_C32, CM, id),\
51 SRI(CM_GAMUT_REMAP_C33_C34, CM, id),\
81 SRI(CM_ICSC_CONTROL, CM, id), \
82 SRI(CM_ICSC_C11_C12, CM, id), \
83 SRI(CM_ICSC_C33_C34, CM, i
[all...]
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn401/
H A Ddcn401_resource.h233 SRI_ARR(CM_DEALPHA, CM, id), SRI_ARR(CM_MEM_PWR_STATUS, CM, id), \
234 SRI_ARR(CM_BIAS_CR_R, CM, id), SRI_ARR(CM_BIAS_Y_G_CB_B, CM, id), \
235 SRI_ARR(PRE_DEGAM, CNVC_CFG, id), SRI_ARR(CM_GAMCOR_CONTROL, CM, id), \
236 SRI_ARR(CM_GAMCOR_LUT_CONTROL, CM, id), \
237 SRI_ARR(CM_GAMCOR_LUT_INDEX, CM, id), \
238 SRI_ARR(CM_GAMCOR_LUT_INDEX, CM, id), \
239 SRI_ARR(CM_GAMCOR_LUT_DATA, CM, id), \
240 SRI_ARR(CM_GAMCOR_RAMB_START_CNTL_B, CM, i
[all...]
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.h421 SRI_ARR(CM_DEALPHA, CM, id), SRI_ARR(CM_MEM_PWR_STATUS, CM, id), \
422 SRI_ARR(CM_BIAS_CR_R, CM, id), SRI_ARR(CM_BIAS_Y_G_CB_B, CM, id), \
423 SRI_ARR(PRE_DEGAM, CNVC_CFG, id), SRI_ARR(CM_GAMCOR_CONTROL, CM, id), \
424 SRI_ARR(CM_GAMCOR_LUT_CONTROL, CM, id), \
425 SRI_ARR(CM_GAMCOR_LUT_INDEX, CM, id), \
426 SRI_ARR(CM_GAMCOR_LUT_INDEX, CM, id), \
427 SRI_ARR(CM_GAMCOR_LUT_DATA, CM, id), \
428 SRI_ARR(CM_GAMCOR_RAMB_START_CNTL_B, CM, i
[all...]
/linux/arch/arm/boot/dts/ti/omap/
H A Domap3-sbc-t3730.dts3 * Suppport for CompuLab SBC-T3730 with CM-T3730
10 model = "CompuLab SBC-T3730 with CM-T3730";
31 ranges = <5 0 0x2c000000 0x01000000>, /* CM-T3x30 SMSC9x Eth */
33 <0 0 0x00000000 0x01000000>; /* CM-T3x NAND */
H A Domap3-sbc-t3530.dts3 * Suppport for CompuLab SBC-T3530 with CM-T3530
10 model = "CompuLab SBC-T3530 with CM-T3530";
31 ranges = <5 0 0x2c000000 0x01000000>, /* CM-T3x30 SMSC9x Eth */
33 <0 0 0x00000000 0x01000000>; /* CM-T3x NAND */
H A Domap3-sbc-t3517.dts3 * Suppport for CompuLab SBC-T3517 with CM-T3517
10 model = "CompuLab SBC-T3517 with CM-T3517";
18 /* Only one GPMC smsc9220 on SBC-T3517, CM-T3517 uses am35x Ethernet */
75 <0 0 0x00000000 0x01000000>; /* CM-T3x NAND */
H A Domap5-sbc-t54.dts3 * Suppport for CompuLab CM-T54 on SB-T54 baseboard
9 model = "CompuLab CM-T54 on SB-T54";
H A Domap3-cm-t3x30.dtsi3 * Common support for CompuLab CM-T3x30 CoMs
53 ranges = <5 0 0x2c000000 0x01000000>, /* CM-T3x30 SMSC9x Eth */
54 <0 0 0x00000000 0x01000000>; /* CM-T3x NAND */
H A Domap3-cm-t3530.dts3 * Support for CompuLab CM-T3530
11 model = "CompuLab CM-T3530";
H A Domap3-cm-t3730.dts3 * Support for CompuLab CM-T3730
11 model = "CompuLab CM-T3730";
H A Domap3-cm-t3517.dts3 * Support for CompuLab CM-T3517
11 model = "CompuLab CM-T3517";
H A Dam335x-cm-t335.dts3 * am335x-cm-t335.dts - Device Tree file for Compulab CM-T335
14 model = "CompuLab CM-T335";
313 /* CM-T335 board EEPROM */
H A Dam437x-sbc-t43.dts10 model = "CompuLab CM-T43 on SB-SOM-T43";
H A Dam335x-sbc-t335.dts11 model = "CompuLab CM-T335 on SB-T335";
/linux/drivers/infiniband/
H A DKconfig29 tristate "InfiniBand userspace access (verbs and CM)"
34 communication manager (CM). This allows userspace processes
61 bool "RDMA/CM"
65 Support for RDMA communication manager (CM).
73 ConfigFS support for RDMA communication manager (CM).
74 This allows the user to config the default GID type that the CM
/linux/Documentation/ABI/testing/
H A Dconfigfs-rdma_cm5 RDMA-CM attributes.
19 Description: RDMA-CM based connections from HCA <hca> at port <port-num>
27 Description: RDMA-CM QPs from HCA <hca> at port <port-num>
/linux/arch/arm/mach-dove/
H A DKconfig22 bool "CompuLab CM-A510 Board"
26 CompuLab CM-A510 Board.
/linux/arch/arm/boot/dts/marvell/
H A Ddove-cm-a510.dtsi2 * Device Tree include for Compulab CM-A510 System-on-Module
46 * The CM-A510 comes with several optional components:
72 * GPIOs used on CM-A510:
86 model = "Compulab CM-A510";
H A Ddove-sbc-a510.dts96 /* Ethernet0 depends on CM-A510 option E1 */
110 /* USB port 1 (and ports 2, 3 if CM-A510 has U4 option) */
116 * - Audio Codec, 0x1a (option from CM-A510)
162 /* Ethernet1 depends on CM-A510 option E2 */
/linux/Documentation/power/
H A Dcharger-manager.rst83 This callback should let CM know whether
91 the timer (CM uses jiffies as timer) stops during suspend. Then, CM
/linux/sound/soc/ti/
H A DKconfig105 - Gumstix Overo or CompuLab CM-T35/CM-T3730
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-apq8064-cm-qs600.dts10 model = "CompuLab CM-QS600";
/linux/drivers/phy/freescale/
H A Dphy-fsl-imx8-mipi-dphy.c62 #define CM(x) ( \ macro
216 * CM ranges between 16 and 255 in mixel_dphy_config_from_opts()
230 dev_err(&phy->dev, "Invalid CM/CN/CO values: %u/%u/%u\n", in mixel_dphy_config_from_opts()
340 dev_err(&phy->dev, "Invalid CM/CN/CO values! (%u/%u/%u)\n", in mixel_dphy_set_pll_params()
344 dev_dbg(&phy->dev, "Using CM:%u CN:%u CO:%u\n", in mixel_dphy_set_pll_params()
346 phy_write(phy, CM(priv->cfg.cm), DPHY_CM); in mixel_dphy_set_pll_params()
430 * CO is configurable, while CN and CM are not, in mixel_dphy_configure_lvds_phy()

12