Home
last modified time | relevance | path

Searched refs:AMDGPU_HW_IP_GFX (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_userq.c257 case AMDGPU_HW_IP_GFX: in amdgpu_userq_get_doorbell_index()
408 if (args->in.ip_type != AMDGPU_HW_IP_GFX && in amdgpu_userq_create()
421 (args->in.ip_type != AMDGPU_HW_IP_GFX) && in amdgpu_userq_create()
506 ((queue->queue_type == AMDGPU_HW_IP_GFX) || in amdgpu_userq_create()
924 if (!(ip_mask & ((1 << AMDGPU_HW_IP_GFX) | (1 << AMDGPU_HW_IP_COMPUTE)))) in amdgpu_userq_stop_sched_for_enforce_isolation()
935 if (((queue->queue_type == AMDGPU_HW_IP_GFX) || in amdgpu_userq_stop_sched_for_enforce_isolation()
959 if (!(ip_mask & ((1 << AMDGPU_HW_IP_GFX) | (1 << AMDGPU_HW_IP_COMPUTE)))) in amdgpu_userq_start_sched_for_enforce_isolation()
969 if (((queue->queue_type == AMDGPU_HW_IP_GFX) || in amdgpu_userq_start_sched_for_enforce_isolation()
H A Damdgpu_fdinfo.c46 [AMDGPU_HW_IP_GFX] = "gfx",
H A Damdgpu_ctx.c36 [AMDGPU_HW_IP_GFX] = 1,
149 case AMDGPU_HW_IP_GFX: in amdgpu_ctx_get_hw_prio()
828 if (hw_ip == AMDGPU_HW_IP_COMPUTE || hw_ip == AMDGPU_HW_IP_GFX) { in amdgpu_ctx_set_entity_priority()
H A Dmes_userqueue.c264 } else if (queue->queue_type == AMDGPU_HW_IP_GFX) { in mes_userq_mqd_create()
H A Damdgpu_ring.h72 AMDGPU_RING_TYPE_GFX = AMDGPU_HW_IP_GFX,
H A Damdgpu_kms.c180 case AMDGPU_HW_IP_GFX: in amdgpu_ip_get_block_type()
409 case AMDGPU_HW_IP_GFX: in amdgpu_hw_ip_info()
1353 case AMDGPU_HW_IP_GFX: in amdgpu_info_ioctl()
H A Damdgpu_xcp.c519 case AMDGPU_HW_IP_GFX: in amdgpu_set_xcp_id()
H A Dgfx_v12_0.c1430 adev->userq_funcs[AMDGPU_HW_IP_GFX] = &userq_mes_funcs; in gfx_v12_0_sw_init()
3701 if (adev->userq_funcs[AMDGPU_HW_IP_GFX]) { in gfx_v12_0_set_userq_eop_interrupts()
5666 adev->mqds[AMDGPU_HW_IP_GFX].mqd_size = in gfx_v12_0_set_mqd_funcs()
5668 adev->mqds[AMDGPU_HW_IP_GFX].init_mqd = in gfx_v12_0_set_mqd_funcs()
H A Damdgpu_cs.c379 if (chunk_ib->ip_type == AMDGPU_HW_IP_GFX && in amdgpu_cs_p2_ib()
/linux/include/uapi/drm/
H A Damdgpu_drm.h877 #define AMDGPU_HW_IP_GFX 0 macro