Home
last modified time | relevance | path

Searched refs:mmCRTC_MASTER_UPDATE_MODE (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/hwss/dce112/
H A Ddce112_hwseq.c139 HW_REG_CRTC(mmCRTC_MASTER_UPDATE_MODE, controller_id), in dce112_enable_display_power_gating()
/linux/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_timing_generator.c140 dm_write_reg(tg->ctx, CRTC_REG(mmCRTC_MASTER_UPDATE_MODE), value); in dce110_timing_generator_enable_crtc()
1701 value = dm_read_reg(tg->ctx, CRTC_REG(mmCRTC_MASTER_UPDATE_MODE)); in dce110_timing_generator_enable_crtc_reset()
1708 dm_write_reg(tg->ctx, CRTC_REG(mmCRTC_MASTER_UPDATE_MODE), value); in dce110_timing_generator_enable_crtc_reset()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c241 HW_REG_CRTC(mmCRTC_MASTER_UPDATE_MODE, controller_id), in dce110_enable_display_power_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_d.h539 #define mmCRTC_MASTER_UPDATE_MODE 0x1bbe macro
H A Ddce_11_2_d.h546 #define mmCRTC_MASTER_UPDATE_MODE 0x1bbe macro