Home
last modified time | relevance | path

Searched refs:display_v_end (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/mdp4/
H A Dmdp4_dtv_encoder.c35 uint32_t display_v_start, display_v_end; in mdp4_dtv_encoder_mode_set() local
61 display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + dtv_hsync_skew - 1; in mdp4_dtv_encoder_mode_set()
72 mdp4_write(mdp4_kms, REG_MDP4_DTV_DISPLAY_VEND, display_v_end); in mdp4_dtv_encoder_mode_set()
H A Dmdp4_lcdc_encoder.c208 uint32_t display_v_start, display_v_end; in mdp4_lcdc_encoder_mode_set() local
234 display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + lcdc_hsync_skew - 1; in mdp4_lcdc_encoder_mode_set()
245 mdp4_write(mdp4_kms, REG_MDP4_LCDC_DISPLAY_VEND, display_v_end); in mdp4_lcdc_encoder_mode_set()
/linux/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_encoder.c29 uint32_t display_v_start, display_v_end; in mdp5_vid_encoder_mode_set() local
79 display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + dtv_hsync_skew - 1; in mdp5_vid_encoder_mode_set()
88 display_v_end -= mode->hsync_start - mode->hdisplay; in mdp5_vid_encoder_mode_set()
102 mdp5_write(mdp5_kms, REG_MDP5_INTF_DISPLAY_VEND_F0(intf), display_v_end); in mdp5_vid_encoder_mode_set()
/linux/drivers/gpu/drm/msm/dp/
H A Ddp_panel.c302 u32 display_v_start, display_v_end; in msm_dp_panel_tpg_enable() local
314 display_v_end = ((vsync_period - (drm_mode->vsync_start - in msm_dp_panel_tpg_enable()
319 display_v_end -= (drm_mode->hsync_start - drm_mode->hdisplay); in msm_dp_panel_tpg_enable()
342 msm_dp_write_p0(panel, MMSS_DP_INTF_DISPLAY_V_END_F0, display_v_end); in msm_dp_panel_tpg_enable()