/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | amdgpu_irq.h | 128 int amdgpu_irq_add_id(struct amdgpu_device *adev,
|
H A D | mxgpu_ai.c | 391 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 135, &adev->virt.rcv_irq); in xgpu_ai_mailbox_add_irq_id() 395 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 138, &adev->virt.ack_irq); in xgpu_ai_mailbox_add_irq_id()
|
H A D | mxgpu_vi.c | 590 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 135, &adev->virt.rcv_irq); in xgpu_vi_mailbox_add_irq_id() 594 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 138, &adev->virt.ack_irq); in xgpu_vi_mailbox_add_irq_id()
|
H A D | jpeg_v4_0.c | 99 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v4_0_sw_init() 105 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v4_0_sw_init() 111 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v4_0_sw_init()
|
H A D | jpeg_v4_0_5.c | 129 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i], in jpeg_v4_0_5_sw_init() 135 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i], in jpeg_v4_0_5_sw_init() 141 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i], in jpeg_v4_0_5_sw_init()
|
H A D | jpeg_v2_5.c | 115 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i], in jpeg_v2_5_sw_init() 121 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i], in jpeg_v2_5_sw_init() 127 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i], in jpeg_v2_5_sw_init()
|
H A D | mxgpu_nv.c | 461 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 135, &adev->virt.rcv_irq); in xgpu_nv_mailbox_add_irq_id() 465 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 138, &adev->virt.ack_irq); in xgpu_nv_mailbox_add_irq_id()
|
H A D | gmc_v12_0.c | 760 r = amdgpu_irq_add_id(adev, SOC21_IH_CLIENTID_VMC, in gmc_v12_0_sw_init() 767 r = amdgpu_irq_add_id(adev, SOC21_IH_CLIENTID_GFX, in gmc_v12_0_sw_init() 775 r = amdgpu_irq_add_id(adev, SOC21_IH_CLIENTID_DF, 0, in gmc_v12_0_sw_init()
|
H A D | gmc_v11_0.c | 784 r = amdgpu_irq_add_id(adev, SOC21_IH_CLIENTID_VMC, in gmc_v11_0_sw_init() 791 r = amdgpu_irq_add_id(adev, SOC21_IH_CLIENTID_GFX, in gmc_v11_0_sw_init() 799 r = amdgpu_irq_add_id(adev, SOC21_IH_CLIENTID_DF, 0, in gmc_v11_0_sw_init()
|
H A D | gmc_v10_0.c | 840 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC, in gmc_v10_0_sw_init() 847 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_UTCL2, in gmc_v10_0_sw_init() 855 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_DF, 0, in gmc_v10_0_sw_init()
|
H A D | sdma_v4_4_2.c | 1408 r = amdgpu_irq_add_id(adev, sdma_v4_4_2_seq_to_irq_id(i), in sdma_v4_4_2_sw_init() 1417 r = amdgpu_irq_add_id(adev, sdma_v4_4_2_seq_to_irq_id(i), in sdma_v4_4_2_sw_init() 1426 r = amdgpu_irq_add_id(adev, sdma_v4_4_2_seq_to_irq_id(i), in sdma_v4_4_2_sw_init() 1432 r = amdgpu_irq_add_id(adev, sdma_v4_4_2_seq_to_irq_id(i), in sdma_v4_4_2_sw_init() 1438 r = amdgpu_irq_add_id(adev, sdma_v4_4_2_seq_to_irq_id(i), in sdma_v4_4_2_sw_init() 1444 r = amdgpu_irq_add_id(adev, sdma_v4_4_2_seq_to_irq_id(i), in sdma_v4_4_2_sw_init() 1450 r = amdgpu_irq_add_id(adev, sdma_v4_4_2_seq_to_irq_id(i), in sdma_v4_4_2_sw_init()
|
H A D | jpeg_v5_0_1.c | 144 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v5_0_1_sw_init() 150 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v5_0_1_sw_init() 156 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v5_0_1_sw_init()
|
H A D | sdma_v2_4.c | 838 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_TRAP, in sdma_v2_4_sw_init() 844 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 241, in sdma_v2_4_sw_init() 850 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_SRBM_WRITE, in sdma_v2_4_sw_init()
|
H A D | sdma_v4_0.c | 1805 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init() 1814 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init() 1823 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init() 1829 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init() 1835 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init() 1841 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init()
|
H A D | si_dma.c | 497 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 224, in si_dma_sw_init() 503 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 244, in si_dma_sw_init()
|
H A D | gmc_v9_0.c | 1958 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC, VMC_1_0__SRCID__VM_FAULT, in gmc_v9_0_sw_init() 1964 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC1, VMC_1_0__SRCID__VM_FAULT, in gmc_v9_0_sw_init() 1970 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_UTCL2, UTCL2_1_0__SRCID__FAULT, in gmc_v9_0_sw_init() 1980 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_DF, 0, in gmc_v9_0_sw_init()
|
H A D | jpeg_v4_0_3.c | 146 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v4_0_3_sw_init() 153 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v4_0_3_sw_init() 159 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v4_0_3_sw_init()
|
H A D | sdma_v3_0.c | 1118 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_TRAP, in sdma_v3_0_sw_init() 1124 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 241, in sdma_v3_0_sw_init() 1130 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_SRBM_WRITE, in sdma_v3_0_sw_init()
|
H A D | gmc_v6_0.c | 828 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 146, &adev->gmc.vm_fault); in gmc_v6_0_sw_init() 832 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 147, &adev->gmc.vm_fault); in gmc_v6_0_sw_init()
|
H A D | nbif_v6_3_1.c | 542 r = amdgpu_irq_add_id(adev, SOC21_IH_CLIENTID_BIF, in nbif_v6_3_1_init_ras_err_event_athub_interrupt()
|
H A D | jpeg_v3_0.c | 105 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v3_0_sw_init()
|
H A D | vpe_v6_1.c | 91 ret = amdgpu_irq_add_id(adev, SOC21_IH_CLIENTID_VPE, in vpe_v6_1_irq_init()
|
H A D | amdgpu_irq.c | 389 int amdgpu_irq_add_id(struct amdgpu_device *adev, in amdgpu_irq_add_id() function
|
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
H A D | smu_v11_0.c | 1492 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_THM, in smu_v11_0_register_irq_handler() 1498 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_THM, in smu_v11_0_register_irq_handler() 1505 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_ROM_SMUIO, in smu_v11_0_register_irq_handler() 1511 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_MP1, in smu_v11_0_register_irq_handler()
|
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
H A D | smu_v13_0.c | 1389 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_THM, in smu_v13_0_register_irq_handler() 1395 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_THM, in smu_v13_0_register_irq_handler() 1402 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_ROM_SMUIO, in smu_v13_0_register_irq_handler() 1408 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_MP1, in smu_v13_0_register_irq_handler()
|