Home
last modified time | relevance | path

Searched refs:PHYCTRL_PHY_ENA_MSK (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/scsi/hisi_sas/
H A Dhisi_sas_v3_hw.c292 #define PHYCTRL_PHY_ENA_MSK (PORT_BASE + 0x2bc) macro
671 hisi_sas_phy_write32(hisi_hba, i, PHYCTRL_PHY_ENA_MSK, 0x0); in interrupt_enable_v3_hw()
1593 hisi_sas_phy_write32(hisi_hba, phy_no, PHYCTRL_PHY_ENA_MSK, 1); in phy_up_v3_hw()
1692 hisi_sas_phy_write32(hisi_hba, phy_no, PHYCTRL_PHY_ENA_MSK, 0); in phy_up_v3_hw()
2739 hisi_sas_phy_write32(hisi_hba, i, PHYCTRL_PHY_ENA_MSK, 0x1); in interrupt_disable_v3_hw()
3058 HISI_SAS_DEBUGFS_REG(PHYCTRL_PHY_ENA_MSK),
H A Dhisi_sas_v2_hw.c265 #define PHYCTRL_PHY_ENA_MSK (PORT_BASE + 0x2bc) macro
1261 hisi_sas_phy_write32(hisi_hba, i, PHYCTRL_PHY_ENA_MSK, 0x0); in init_reg_v2_hw()
2658 hisi_sas_phy_write32(hisi_hba, phy_no, PHYCTRL_PHY_ENA_MSK, 1); in phy_up_v2_hw()
2716 hisi_sas_phy_write32(hisi_hba, phy_no, PHYCTRL_PHY_ENA_MSK, 0); in phy_up_v2_hw()