Home
last modified time | relevance | path

Searched refs:DMA_CTRL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/dma/lgm/
H A Dlgm-dma.c37 #define DMA_CTRL 0x0010 macro
321 ldma_update_bits(d, DMA_CTRL_RST, DMA_CTRL_RST, DMA_CTRL); in ldma_dev_reset()
332 ldma_update_bits(d, mask, val, DMA_CTRL); in ldma_dev_pkt_arb_cfg()
343 ldma_update_bits(d, mask, val, DMA_CTRL); in ldma_dev_sram_desc_cfg()
359 ldma_update_bits(d, mask, val, DMA_CTRL); in ldma_dev_chan_flow_ctl_cfg()
388 ldma_update_bits(d, mask, val, DMA_CTRL); in ldma_dev_desc_fetch_on_demand_cfg()
399 ldma_update_bits(d, mask, val, DMA_CTRL); in ldma_dev_byte_enable_cfg()
433 ldma_update_bits(d, mask, val, DMA_CTRL); in ldma_dev_df_tout_cfg()
449 ldma_update_bits(d, mask, val, DMA_CTRL); in ldma_dev_dburst_wr_cfg()
465 ldma_update_bits(d, mask, val, DMA_CTRL); in ldma_dev_vld_fetch_ack_cfg()
[all...]
/linux/drivers/gpu/drm/i915/gt/uc/
H A Dintel_guc_reg.h52 #define DMA_CTRL _MMIO(0xc314) macro
/linux/drivers/gpu/drm/xe/regs/
H A Dxe_guc_regs.h77 #define DMA_CTRL XE_REG(0xc314) macro
/linux/drivers/net/ethernet/broadcom/genet/
H A Dbcmgenet.c182 DMA_CTRL, enumerator
218 [DMA_CTRL] = 0x04,
254 [DMA_CTRL] = 0x04,
281 [DMA_CTRL] = 0x00,
2843 reg = bcmgenet_tdma_readl(priv, DMA_CTRL); in bcmgenet_tdma_disable()
2847 bcmgenet_tdma_writel(priv, reg, DMA_CTRL); in bcmgenet_tdma_disable()
2866 reg = bcmgenet_rdma_readl(priv, DMA_CTRL); in bcmgenet_rdma_disable()
2870 bcmgenet_rdma_writel(priv, reg, DMA_CTRL); in bcmgenet_rdma_disable()
2929 bcmgenet_tdma_writel(priv, ring_mask, DMA_CTRL); in bcmgenet_init_tx_queues()
2997 bcmgenet_rdma_writel(priv, ring_mask, DMA_CTRL); in bcmgenet_init_rx_queues()
[all...]
/linux/drivers/net/ethernet/oki-semi/pch_gbe/
H A Dpch_gbe_main.c794 dctrl = ioread32(&hw->reg->DMA_CTRL); in pch_gbe_configure_tx()
796 iowrite32(dctrl, &hw->reg->DMA_CTRL); in pch_gbe_configure_tx()
839 rxdma = ioread32(&hw->reg->DMA_CTRL); in pch_gbe_configure_rx()
841 iowrite32(rxdma, &hw->reg->DMA_CTRL); in pch_gbe_configure_rx()
844 "MAC_RX_EN reg = 0x%08x DMA_CTRL reg = 0x%08x\n", in pch_gbe_configure_rx()
846 ioread32(&hw->reg->DMA_CTRL)); in pch_gbe_configure_rx()
1226 rxdma = ioread32(&hw->reg->DMA_CTRL); in pch_gbe_disable_dma_rx()
1228 iowrite32(rxdma, &hw->reg->DMA_CTRL); in pch_gbe_disable_dma_rx()
1236 rxdma = ioread32(&hw->reg->DMA_CTRL); in pch_gbe_enable_dma_rx()
1238 iowrite32(rxdma, &hw->reg->DMA_CTRL); in pch_gbe_enable_dma_rx()
[all...]
H A Dpch_gbe.h68 u32 DMA_CTRL; member
/linux/drivers/gpu/drm/xe/
H A Dxe_uc_fw.c876 xe_mmio_write32(mmio, DMA_CTRL, in uc_fw_xfer()
880 ret = xe_mmio_wait32(mmio, DMA_CTRL, START_DMA, 0, 100000, &dma_ctrl, in uc_fw_xfer()
883 drm_err(&xe->drm, "DMA for %s fw failed, DMA_CTRL=%u\n", in uc_fw_xfer()
887 xe_mmio_write32(mmio, DMA_CTRL, _MASKED_BIT_DISABLE(dma_flags)); in uc_fw_xfer()
/linux/drivers/gpu/drm/i915/
H A Dintel_gvt_mmio_table.c1072 MMIO_D(DMA_CTRL); in iterate_skl_plus_mmio()
/linux/drivers/gpu/drm/i915/gvt/
H A Dhandlers.c2759 MMIO_DH(DMA_CTRL, D_SKL_PLUS, NULL, dma_ctrl_write); in init_skl_mmio_info()