Home
last modified time | relevance | path

Searched refs:osc (Results 1 – 25 of 121) sorted by relevance

12345

/linux/drivers/clk/versatile/ !
H A Dclk-vexpress-osc.c23 #define to_vexpress_osc(osc) container_of(osc, struct vexpress_osc, hw) argument
28 struct vexpress_osc *osc = to_vexpress_osc(hw); in vexpress_osc_recalc_rate() local
31 regmap_read(osc->reg, 0, &rate); in vexpress_osc_recalc_rate()
39 struct vexpress_osc *osc = to_vexpress_osc(hw); in vexpress_osc_round_rate() local
41 if (osc->rate_min && rate < osc->rate_min) in vexpress_osc_round_rate()
42 rate = osc->rate_min; in vexpress_osc_round_rate()
44 if (osc->rate_max && rate > osc in vexpress_osc_round_rate()
53 struct vexpress_osc *osc = to_vexpress_osc(hw); vexpress_osc_set_rate() local
68 struct vexpress_osc *osc; vexpress_osc_probe() local
[all...]
/linux/drivers/clk/at91/ !
H A Dsckc.c72 struct clk_slow_osc *osc = to_clk_slow_osc(hw); in clk_slow_osc_prepare() local
73 void __iomem *sckcr = osc->sckcr; in clk_slow_osc_prepare()
76 if (tmp & (osc->bits->cr_osc32byp | osc->bits->cr_osc32en)) in clk_slow_osc_prepare()
79 writel(tmp | osc->bits->cr_osc32en, sckcr); in clk_slow_osc_prepare()
82 udelay(osc->startup_usec); in clk_slow_osc_prepare()
84 usleep_range(osc->startup_usec, osc->startup_usec + 1); in clk_slow_osc_prepare()
91 struct clk_slow_osc *osc = to_clk_slow_osc(hw); in clk_slow_osc_unprepare() local
92 void __iomem *sckcr = osc in clk_slow_osc_unprepare()
103 struct clk_slow_osc *osc = to_clk_slow_osc(hw); clk_slow_osc_is_prepared() local
127 struct clk_slow_osc *osc; at91_clk_register_slow_osc() local
166 struct clk_slow_osc *osc = to_clk_slow_osc(hw); at91_clk_unregister_slow_osc() local
175 struct clk_slow_rc_osc *osc = to_clk_slow_rc_osc(hw); clk_slow_rc_osc_recalc_rate() local
183 struct clk_slow_rc_osc *osc = to_clk_slow_rc_osc(hw); clk_slow_rc_osc_recalc_accuracy() local
190 struct clk_slow_rc_osc *osc = to_clk_slow_rc_osc(hw); clk_slow_rc_osc_prepare() local
205 struct clk_slow_rc_osc *osc = to_clk_slow_rc_osc(hw); clk_slow_rc_osc_unprepare() local
213 struct clk_slow_rc_osc *osc = to_clk_slow_rc_osc(hw); clk_slow_rc_osc_is_prepared() local
234 struct clk_slow_rc_osc *osc; at91_clk_register_slow_rc_osc() local
271 struct clk_slow_rc_osc *osc = to_clk_slow_rc_osc(hw); at91_clk_unregister_slow_rc_osc() local
547 struct clk_sama5d4_slow_osc *osc = to_clk_sama5d4_slow_osc(hw); clk_sama5d4_slow_osc_prepare() local
572 struct clk_sama5d4_slow_osc *osc = to_clk_sama5d4_slow_osc(hw); clk_sama5d4_slow_osc_is_prepared() local
590 struct clk_sama5d4_slow_osc *osc; of_sama5d4_sckc_setup() local
[all...]
H A Dclk-main.c73 struct clk_main_osc *osc = to_clk_main_osc(hw); in clk_main_osc_prepare() local
74 struct regmap *regmap = osc->regmap; in clk_main_osc_prepare()
96 struct clk_main_osc *osc = to_clk_main_osc(hw); in clk_main_osc_unprepare() local
97 struct regmap *regmap = osc->regmap; in clk_main_osc_unprepare()
113 struct clk_main_osc *osc = to_clk_main_osc(hw); in clk_main_osc_is_prepared() local
114 struct regmap *regmap = osc->regmap; in clk_main_osc_is_prepared()
128 struct clk_main_osc *osc = to_clk_main_osc(hw); in clk_main_osc_save_context() local
130 osc->pms.status = clk_main_osc_is_prepared(hw); in clk_main_osc_save_context()
137 struct clk_main_osc *osc = to_clk_main_osc(hw); in clk_main_osc_restore_context() local
139 if (osc in clk_main_osc_restore_context()
158 struct clk_main_osc *osc; at91_clk_register_main_osc() local
209 struct clk_main_rc_osc *osc = to_clk_main_rc_osc(hw); clk_main_rc_osc_prepare() local
228 struct clk_main_rc_osc *osc = to_clk_main_rc_osc(hw); clk_main_rc_osc_unprepare() local
243 struct clk_main_rc_osc *osc = to_clk_main_rc_osc(hw); clk_main_rc_osc_is_prepared() local
256 struct clk_main_rc_osc *osc = to_clk_main_rc_osc(hw); clk_main_rc_osc_recalc_rate() local
264 struct clk_main_rc_osc *osc = to_clk_main_rc_osc(hw); clk_main_rc_osc_recalc_accuracy() local
271 struct clk_main_rc_osc *osc = to_clk_main_rc_osc(hw); clk_main_rc_osc_save_context() local
280 struct clk_main_rc_osc *osc = to_clk_main_rc_osc(hw); clk_main_rc_osc_restore_context() local
301 struct clk_main_rc_osc *osc; at91_clk_register_main_rc_osc() local
[all...]
/linux/arch/arm64/boot/dts/broadcom/stingray/ !
H A Dstingray-clock.dtsi35 osc: oscillator { label
44 clocks = <&osc>;
54 clocks = <&osc>;
66 clocks = <&osc>;
78 clocks = <&osc>;
88 clocks = <&osc>;
100 clocks = <&osc>;
110 clocks = <&osc>;
121 clocks = <&osc>;
/linux/arch/arm/boot/dts/broadcom/ !
H A Dbcm-cygnus-clock.dtsi38 osc: oscillator { label
48 clocks = <&osc>;
74 clocks = <&osc>;
101 clocks = <&osc>;
110 clocks = <&osc>;
121 clocks = <&osc>;
129 clocks = <&osc>;
H A Dbcm5301x.dtsi16 clocks = <&osc>;
34 osc: oscillator { label
81 clocks = <&osc>;
90 clocks = <&osc>;
H A Dbcm-hr2.dtsi71 clocks = <&osc>;
120 osc: oscillator { label
145 clocks = <&osc>;
153 clocks = <&osc>;
210 clocks = <&osc>;
/linux/drivers/clocksource/ !
H A Dtimer-tegra186.c95 struct clocksource osc; member
383 osc); in tegra186_timer_osc_read()
390 tegra->osc.name = "osc"; in tegra186_timer_osc_init()
391 tegra->osc.rating = 300; in tegra186_timer_osc_init()
392 tegra->osc.read = tegra186_timer_osc_read; in tegra186_timer_osc_init()
393 tegra->osc.mask = CLOCKSOURCE_MASK(32); in tegra186_timer_osc_init()
394 tegra->osc.flags = CLOCK_SOURCE_IS_CONTINUOUS; in tegra186_timer_osc_init()
396 return clocksource_register_hz(&tegra->osc, 38400000); in tegra186_timer_osc_init()
469 clocksource_unregister(&tegra->osc); in tegra186_timer_probe()
[all...]
/linux/arch/xtensa/boot/dts/ !
H A Dxtfpga.dtsi23 clocks = <&osc>;
51 osc: main-oscillator { label
66 clocks = <&osc>;
75 clocks = <&osc>;
95 clocks = <&osc>;
H A Dcsp.dts35 osc: main-oscillator { label
49 clocks = <&osc>, <&osc>;
H A Dvirt.dts25 clocks = <&osc>;
30 osc: osc { label
/linux/arch/arm/boot/dts/arm/ !
H A Dvexpress-v2p-ca5s.dts150 compatible = "arm,vexpress-osc";
159 compatible = "arm,vexpress-osc";
168 compatible = "arm,vexpress-osc";
177 compatible = "arm,vexpress-osc";
186 compatible = "arm,vexpress-osc";
195 compatible = "arm,vexpress-osc";
H A Dvexpress-v2p-ca15-tc1.dts147 compatible = "arm,vexpress-osc";
156 compatible = "arm,vexpress-osc";
165 compatible = "arm,vexpress-osc";
174 compatible = "arm,vexpress-osc";
183 compatible = "arm,vexpress-osc";
192 compatible = "arm,vexpress-osc";
H A Dvexpress-v2p-ca15_a7.dts258 compatible = "arm,vexpress-osc";
267 compatible = "arm,vexpress-osc";
276 compatible = "arm,vexpress-osc";
285 compatible = "arm,vexpress-osc";
294 compatible = "arm,vexpress-osc";
303 compatible = "arm,vexpress-osc";
312 compatible = "arm,vexpress-osc";
321 compatible = "arm,vexpress-osc";
330 compatible = "arm,vexpress-osc";
/linux/drivers/net/can/spi/mcp251xfd/ !
H A Dmcp251xfd-core.c143 mcp251xfd_get_osc_str(const u32 osc, const u32 osc_reference) in mcp251xfd_get_osc_str() argument
145 switch (~osc & osc_reference & in mcp251xfd_get_osc_str()
250 u32 con = 0, con_reqop, osc = 0; in __mcp251xfd_chip_set_mode() local
285 regmap_read(priv->map_reg, MCP251XFD_REG_OSC, &osc); in __mcp251xfd_chip_set_mode()
289 "Failed to read CAN Control Register (con=0x%08x, osc=0x%08x).\n", in __mcp251xfd_chip_set_mode()
290 con, osc); in __mcp251xfd_chip_set_mode()
297 "Controller failed to enter mode %s Mode (%u) and stays in %s Mode (%u) (con=0x%08x, osc=0x%08x).\n", in __mcp251xfd_chip_set_mode()
300 con, osc); in __mcp251xfd_chip_set_mode()
323 u32 osc; in mcp251xfd_chip_wait_for_osc_ready() local
326 err = regmap_read_poll_timeout(priv->map_reg, MCP251XFD_REG_OSC, osc, in mcp251xfd_chip_wait_for_osc_ready()
351 u32 osc, osc_reference, osc_mask; mcp251xfd_chip_wake() local
388 u32 osc; mcp251xfd_chip_sleep() local
485 u32 osc, osc_reference, osc_mask; mcp251xfd_chip_clock_init() local
1735 u32 osc; mcp251xfd_register_chip_detect() local
[all...]
/linux/arch/arm64/boot/dts/broadcom/northstar2/ !
H A Dns2-clock.dtsi35 osc: oscillator { label
47 clocks = <&osc>;
60 clocks = <&osc>;
74 clocks = <&osc>;
102 clocks = <&osc>;
/linux/drivers/clk/tegra/ !
H A Dclk-tegra-fixed.c30 struct clk *clk, *osc; in tegra_osc_clk_init() local
53 osc = clk_register_fixed_rate(NULL, "osc", NULL, 0, *osc_freq); in tegra_osc_clk_init()
54 *dt_clk = osc; in tegra_osc_clk_init()
59 clk = clk_register_fixed_factor(NULL, "osc_div2", "osc", in tegra_osc_clk_init()
67 clk = clk_register_fixed_factor(NULL, "osc_div4", "osc", in tegra_osc_clk_init()
76 clk = clk_register_fixed_factor(NULL, "clk_m", "osc", in tegra_osc_clk_init()
87 clk = clk_register_fixed_factor(NULL, "pll_ref", "osc", in tegra_osc_clk_init()
/linux/arch/arm/boot/dts/nxp/imx/ !
H A Dimxrt1050.dtsi17 osc: osc { label
55 clocks = <&osc>;
56 clock-names = "osc";
/linux/arch/arm/boot/dts/calxeda/ !
H A Decx-common.dtsi139 osc: oscillator { label
148 clocks = <&osc>;
155 clocks = <&osc>;
176 clocks = <&osc>;
/linux/Documentation/devicetree/bindings/phy/ !
H A Dphy-miphy28lp.txt34 - st,osc-rdy : to check the MIPHY0_OSC_RDY status in the glue-logic. This
37 - st,osc-force-ext : to select the external oscillator. This can change from
65 st,osc-rdy;
81 st,osc-force-ext;
/linux/arch/arm64/boot/dts/bitmain/ !
H A Dbm1880.dtsi70 osc: osc { label
108 clocks = <&osc>;
109 clock-names = "osc";
/linux/arch/arm/boot/dts/st/ !
H A Dstih418-b2199.dts43 st,osc-rdy;
47 st,osc-force-ext;
/linux/drivers/mfd/ !
H A Dtwl-core.c635 struct clk *osc; in clocks_init() local
639 osc = clk_get(dev, "fck"); in clocks_init()
640 if (IS_ERR(osc)) { in clocks_init()
642 "using bootloader value (unknown osc rate)\n"); in clocks_init()
646 rate = clk_get_rate(osc); in clocks_init()
647 clk_put(osc); in clocks_init()
/linux/Documentation/devicetree/bindings/mfd/ !
H A Dtwl4030-power.txt12 "ti,twl4030-power-idle-osc-off"
20 When using ti,twl4030-power-idle-osc-off, the TI recommended
/linux/arch/powerpc/boot/dts/ !
H A Dmpc5125twr.dts59 osc: osc { label
103 clocks = <&osc>;
104 clock-names = "osc";

12345