Home
last modified time | relevance | path

Searched refs:REG_GET_2 (Results 1 – 25 of 41) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/hpo/dcn31/
H A Ddcn31_hpo_dp_link_encoder.c467 REG_GET_2(DP_DPHY_SYM32_SAT_VC0, in dcn31_hpo_dp_link_enc_read_state()
470 REG_GET_2(DP_DPHY_SYM32_SAT_VC1, in dcn31_hpo_dp_link_enc_read_state()
473 REG_GET_2(DP_DPHY_SYM32_SAT_VC2, in dcn31_hpo_dp_link_enc_read_state()
476 REG_GET_2(DP_DPHY_SYM32_SAT_VC3, in dcn31_hpo_dp_link_enc_read_state()
480 REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL0, in dcn31_hpo_dp_link_enc_read_state()
483 REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL1, in dcn31_hpo_dp_link_enc_read_state()
486 REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL2, in dcn31_hpo_dp_link_enc_read_state()
489 REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL3, in dcn31_hpo_dp_link_enc_read_state()
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn32/
H A Ddcn32_dccg.c72 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg32_get_pixel_rate_div()
77 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg32_get_pixel_rate_div()
82 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg32_get_pixel_rate_div()
87 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg32_get_pixel_rate_div()
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn35/
H A Ddcn35_dccg.c561 REG_GET_2(SYMCLK32_SE_CNTL, SYMCLK32_SE3_SRC_SEL, &src_sel, SYMCLK32_SE3_EN, &en); in dccg35_is_symclk32_se_src_functional_le_new()
788 REG_GET_2(SYMCLKA_CLOCK_ENABLE, SYMCLKA_FE_SRC_SEL, &src_sel, SYMCLKA_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
791 REG_GET_2(SYMCLKB_CLOCK_ENABLE, SYMCLKB_FE_SRC_SEL, &src_sel, SYMCLKB_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
794 REG_GET_2(SYMCLKC_CLOCK_ENABLE, SYMCLKC_FE_SRC_SEL, &src_sel, SYMCLKC_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
797 REG_GET_2(SYMCLKD_CLOCK_ENABLE, SYMCLKD_FE_SRC_SEL, &src_sel, SYMCLKD_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
800 REG_GET_2(SYMCLKE_CLOCK_ENABLE, SYMCLKE_FE_SRC_SEL, &src_sel, SYMCLKE_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be()
884 REG_GET_2(DCCG_GATE_DISABLE_CNTL3, in dccg35_is_symclk32_se_rcg()
889 REG_GET_2(DCCG_GATE_DISABLE_CNTL3, in dccg35_is_symclk32_se_rcg()
894 REG_GET_2(DCCG_GATE_DISABLE_CNTL3, in dccg35_is_symclk32_se_rcg()
899 REG_GET_2(DCCG_GATE_DISABLE_CNTL in dccg35_is_symclk32_se_rcg()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn31/
H A Ddcn31_optc.c256 REG_GET_2(OTG_V_BLANK_START_END, in optc31_read_otg_state()
278 REG_GET_2(OTG_V_SYNC_A, in optc31_read_otg_state()
282 REG_GET_2(OTG_H_BLANK_START_END, in optc31_read_otg_state()
286 REG_GET_2(OTG_H_SYNC_A, in optc31_read_otg_state()
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn10/
H A Ddcn10_optc.c475 REG_GET_2(OTG_BLANK_CONTROL, in optc1_is_blanked()
702 REG_GET_2(OTG_STATUS_POSITION, in optc1_get_position()
1239 REG_GET_2(OTG_V_BLANK_START_END, in optc1_get_crtc_scanoutpos()
1339 REG_GET_2(OTG_V_BLANK_START_END, in optc1_read_otg_state()
1361 REG_GET_2(OTG_V_SYNC_A, in optc1_read_otg_state()
1365 REG_GET_2(OTG_H_BLANK_START_END, in optc1_read_otg_state()
1369 REG_GET_2(OTG_H_SYNC_A, in optc1_read_otg_state()
1416 REG_GET_2(OTG_V_BLANK_START_END, in optc1_get_otg_active_size()
1420 REG_GET_2(OTG_H_BLANK_START_END, in optc1_get_otg_active_size()
1575 REG_GET_2(OTG_CRC0_DATA_R in optc1_get_crc()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn401/
H A Ddcn401_hubp.c823 REG_GET_2(BLANK_OFFSET_0, in hubp401_read_state()
833 REG_GET_2(DST_AFTER_SCALER, in hubp401_read_state()
837 REG_GET_2(PREFETCH_SETTINGS, in hubp401_read_state()
841 REG_GET_2(VBLANK_PARAMETERS_0, in hubp401_read_state()
867 REG_GET_2(PER_LINE_DELIVERY_PRE, in hubp401_read_state()
871 REG_GET_2(PER_LINE_DELIVERY, in hubp401_read_state()
897 REG_GET_2(DCN_TTU_QOS_WM, in hubp401_read_state()
901 REG_GET_2(DCN_GLOBAL_TTU_CNTL, in hubp401_read_state()
936 REG_GET_2(DCSURF_PRI_VIEWPORT_DIMENSION, in hubp401_read_state()
940 REG_GET_2(DCSURF_SURFACE_CONFI in hubp401_read_state()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn314/
H A Ddcn314_dccg.c72 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg314_get_pixel_rate_div()
77 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg314_get_pixel_rate_div()
82 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg314_get_pixel_rate_div()
87 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg314_get_pixel_rate_div()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn10/
H A Ddcn10_hubp.c924 REG_GET_2(BLANK_OFFSET_0, in hubp1_read_state_common()
934 REG_GET_2(DST_AFTER_SCALER, in hubp1_read_state_common()
939 REG_GET_2(PREFETCH_SETTINS, in hubp1_read_state_common()
943 REG_GET_2(PREFETCH_SETTINGS, in hubp1_read_state_common()
947 REG_GET_2(VBLANK_PARAMETERS_0, in hubp1_read_state_common()
975 REG_GET_2(PER_LINE_DELIVERY_PRE, in hubp1_read_state_common()
979 REG_GET_2(PER_LINE_DELIVERY, in hubp1_read_state_common()
1011 REG_GET_2(DCN_TTU_QOS_WM, in hubp1_read_state_common()
1015 REG_GET_2(DCN_GLOBAL_TTU_CNTL, in hubp1_read_state_common()
1050 REG_GET_2(DCSURF_PRI_VIEWPORT_DIMENSIO in hubp1_read_state_common()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/
H A Ddcn20_hubp.c1155 REG_GET_2(BLANK_OFFSET_0, in hubp2_read_state_common()
1165 REG_GET_2(DST_AFTER_SCALER, in hubp2_read_state_common()
1170 REG_GET_2(PREFETCH_SETTINS, in hubp2_read_state_common()
1174 REG_GET_2(PREFETCH_SETTINGS, in hubp2_read_state_common()
1178 REG_GET_2(VBLANK_PARAMETERS_0, in hubp2_read_state_common()
1206 REG_GET_2(PER_LINE_DELIVERY_PRE, in hubp2_read_state_common()
1210 REG_GET_2(PER_LINE_DELIVERY, in hubp2_read_state_common()
1242 REG_GET_2(DCN_TTU_QOS_WM, in hubp2_read_state_common()
1246 REG_GET_2(DCN_GLOBAL_TTU_CNTL, in hubp2_read_state_common()
1281 REG_GET_2(DCSURF_PRI_VIEWPORT_DIMENSIO in hubp2_read_state_common()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_panel_cntl.c152 REG_GET_2(PWRSEQ_CNTL, LVTMA_BLON, &blon, LVTMA_BLON_OVRD, &blon_ovrd); in dce_is_panel_backlight_on()
168 REG_GET_2(PWRSEQ_CNTL, LVTMA_DIGON, &dig_on, LVTMA_DIGON_OVRD, &dig_on_ovrd); in dce_is_panel_powered_on()
205 REG_GET_2(BL_PWM_PERIOD_CNTL, in dce_driver_set_backlight()
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn30/
H A Ddcn30_optc.c73 REG_GET_2(OTG_V_BLANK_START_END, in optc3_lock_doublebuffer_enable()
76 REG_GET_2(OTG_H_BLANK_START_END, in optc3_lock_doublebuffer_enable()
307 REG_GET_2(OTG_PIPE_UPDATE_STATUS, in optc3_get_pipe_update_pending()
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn401/
H A Ddcn401_dccg.c130 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg401_get_pixel_rate_div()
135 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg401_get_pixel_rate_div()
140 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg401_get_pixel_rate_div()
145 REG_GET_2(OTG_PIXEL_RATE_DIV, in dccg401_get_pixel_rate_div()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn35/
H A Ddcn35_dsc.c95 REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &dsc_fw_config, DSCRM_DSC_OPP_PIPE_SOURCE, &enabled_opp_pipe); in dsc35_enable()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn21/
H A Ddcn21_hubp.c357 REG_GET_2(BLANK_OFFSET_0, in hubp21_validate_dml_output()
364 REG_GET_2(DST_AFTER_SCALER, in hubp21_validate_dml_output()
405 REG_GET_2(PER_LINE_DELIVERY, in hubp21_validate_dml_output()
408 REG_GET_2(PER_LINE_DELIVERY_PRE, in hubp21_validate_dml_output()
478 REG_GET_2(DCN_TTU_QOS_WM, in hubp21_validate_dml_output()
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn20/
H A Ddcn20_dccg.c85 REG_GET_2(REFCLK_CNTL, REFCLK_CLOCK_EN, &clk_en, REFCLK_SRC_SEL, &clk_sel); in dccg2_get_dccg_ref_freq()
/linux/drivers/gpu/drm/amd/display/dc/dcn201/
H A Ddcn201_link_encoder.c59 REG_GET_2(RDPCSTX_PHY_CNTL2, RDPCS_PHY_DPALT_DISABLE, &value1, in dcn201_link_encoder_get_max_link_cap()
/linux/drivers/gpu/drm/amd/display/dc/dcn301/
H A Ddcn301_panel_cntl.c175 REG_GET_2(PWRSEQ_CNTL, PANEL_DIGON, &dig_on, PANEL_DIGON_OVRD, &dig_on_ovrd); in dcn301_is_panel_powered_on()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
H A Ddcn401_dsc.c107 REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &s->dsc_fw_en, in dsc401_read_state()
148 REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &dsc_fw_config, DSCRM_DSC_OPP_PIPE_SOURCE, &enabled_opp_pipe); in dsc401_enable()
/linux/drivers/gpu/drm/amd/display/dc/mpc/dcn10/
H A Ddcn10_mpc.c154 REG_GET_2(MPCC_STATUS[mpcc_id], in mpc1_assert_mpcc_idle_before_connect()
456 REG_GET_2(MPCC_STATUS[mpcc_inst], MPCC_IDLE, &s->idle, in mpc1_read_mpcc_state()
/linux/drivers/gpu/drm/amd/display/dc/opp/dcn20/
H A Ddcn20_opp.c330 REG_GET_2(DPG_CONTROL, in opp2_dpg_is_blanked()
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn20/
H A Ddcn20_dpp.c66 REG_GET_2(CM_3DLUT_READ_WRITE_CONTROL, in dpp20_read_state()
/linux/drivers/gpu/drm/amd/display/dc/dwb/dcn30/
H A Ddcn30_dwb_cm.c153 REG_GET_2(DWB_OGAM_CONTROL, in dwb3_get_ogam_current()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
H A Ddcn20_dsc.c154 REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &s->dsc_fw_en, in dsc2_read_state()
229 REG_GET_2(DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, &dsc_fw_config, DSCRM_DSC_OPP_PIPE_SOURCE, &enabled_opp_pipe); in dsc2_enable()
/linux/drivers/gpu/drm/amd/display/dc/mpc/dcn30/
H A Ddcn30_mpc.c140 REG_GET_2(MPCC_OGAM_CONTROL[mpcc_id], MPCC_OGAM_MODE_CURRENT, &state_mode, in mpc3_get_ogam_current()
1486 REG_GET_2(MPCC_STATUS[mpcc_inst], MPCC_IDLE, &s->idle, in mpc3_read_mpcc_state()
1512 REG_GET_2(MPCC_OGAM_CONTROL[mpcc_inst], in mpc3_read_mpcc_state()
/linux/drivers/gpu/drm/amd/display/dc/hubbub/dcn20/
H A Ddcn20_hubbub.c568 REG_GET_2(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, &ref_div, in hubbub2_get_dchub_ref_freq()

12