Home
last modified time | relevance | path

Searched refs:uint32_t (Results 1 – 25 of 2665) sorted by relevance

12345678910>>...107

/linux/drivers/gpu/drm/amd/include/
H A Dv12_structs.h28 uint32_t shadow_base_lo; // offset: 0 (0x0)
29 uint32_t shadow_base_hi; // offset: 1 (0x1)
30 uint32_t reserved_2; // offset: 2 (0x2)
31 uint32_t reserved_3; // offset: 3 (0x3)
32 uint32_t fw_work_area_base_lo; // offset: 4 (0x4)
33 uint32_t fw_work_area_base_hi; // offset: 5 (0x5)
34 uint32_t shadow_initialized; // offset: 6 (0x6)
35 uint32_t ib_vmid; // offset: 7 (0x7)
36 uint32_t reserved_8; // offset: 8 (0x8)
37 uint32_t reserved_
[all...]
H A Dv11_structs.h28 uint32_t shadow_base_lo; // offset: 0 (0x0)
29 uint32_t shadow_base_hi; // offset: 1 (0x1)
30 uint32_t gds_bkup_base_lo; // offset: 2 (0x2)
31 uint32_t gds_bkup_base_hi; // offset: 3 (0x3)
32 uint32_t fw_work_area_base_lo; // offset: 4 (0x4)
33 uint32_t fw_work_area_base_hi; // offset: 5 (0x5)
34 uint32_t shadow_initialized; // offset: 6 (0x6)
35 uint32_t ib_vmid; // offset: 7 (0x7)
36 uint32_t reserved_8; // offset: 8 (0x8)
37 uint32_t reserved_
[all...]
H A Dv10_structs.h28 uint32_t reserved_0; // offset: 0 (0x0)
29 uint32_t reserved_1; // offset: 1 (0x1)
30 uint32_t reserved_2; // offset: 2 (0x2)
31 uint32_t reserved_3; // offset: 3 (0x3)
32 uint32_t reserved_4; // offset: 4 (0x4)
33 uint32_t reserved_5; // offset: 5 (0x5)
34 uint32_t reserved_6; // offset: 6 (0x6)
35 uint32_t reserved_7; // offset: 7 (0x7)
36 uint32_t reserved_8; // offset: 8 (0x8)
37 uint32_t reserved_
[all...]
H A Dv9_structs.h28 uint32_t sdmax_rlcx_rb_cntl;
29 uint32_t sdmax_rlcx_rb_base;
30 uint32_t sdmax_rlcx_rb_base_hi;
31 uint32_t sdmax_rlcx_rb_rptr;
32 uint32_t sdmax_rlcx_rb_rptr_hi;
33 uint32_t sdmax_rlcx_rb_wptr;
34 uint32_t sdmax_rlcx_rb_wptr_hi;
35 uint32_t sdmax_rlcx_rb_wptr_poll_cntl;
36 uint32_t sdmax_rlcx_rb_rptr_addr_hi;
37 uint32_t sdmax_rlcx_rb_rptr_addr_l
[all...]
H A Dvi_structs.h28 uint32_t sdmax_rlcx_rb_cntl;
29 uint32_t sdmax_rlcx_rb_base;
30 uint32_t sdmax_rlcx_rb_base_hi;
31 uint32_t sdmax_rlcx_rb_rptr;
32 uint32_t sdmax_rlcx_rb_wptr;
33 uint32_t sdmax_rlcx_rb_wptr_poll_cntl;
34 uint32_t sdmax_rlcx_rb_wptr_poll_addr_hi;
35 uint32_t sdmax_rlcx_rb_wptr_poll_addr_lo;
36 uint32_t sdmax_rlcx_rb_rptr_addr_hi;
37 uint32_t sdmax_rlcx_rb_rptr_addr_l
[all...]
H A Dcik_structs.h28 uint32_t header;
29 uint32_t compute_dispatch_initiator;
30 uint32_t compute_dim_x;
31 uint32_t compute_dim_y;
32 uint32_t compute_dim_z;
33 uint32_t compute_start_x;
34 uint32_t compute_start_y;
35 uint32_t compute_start_z;
36 uint32_t compute_num_thread_x;
37 uint32_t compute_num_thread_
[all...]
H A Ddiscovery.h59 uint32_t binary_signature; /* 0x7, 0x14, 0x21, 0x28 */
76 uint32_t signature; /* Table Signature */
79 uint32_t id; /* Table ID */
107 uint32_t base_address[]; /* variable number of Addresses */
125 uint32_t base_address[]; /* Base Address list. Corresponds to the num_base_address field*/
143 DECLARE_FLEX_ARRAY(uint32_t, base_address); /* 32-bit Base Address list. Corresponds to the num_base_address field*/
170 uint32_t table_id; /* table ID */
173 uint32_t size; /* size of the entire header+data in bytes */
179 uint32_t gc_num_se;
180 uint32_t gc_num_wgp0_per_s
[all...]
H A Dmes_v12_api_def.h75 uint32_t type : 4; /* 0 - Invalid; 1 - Scheduling; 2 - TBD */
76 uint32_t opcode : 8;
77 uint32_t dwsize : 8; /* including header */
78 uint32_t reserved : 12;
81 uint32_t u32All;
220 uint32_t first_free_entry_index;
221 uint32_t wraparound_count;
228 uint32_t operation_type; /* operation_type is of MES_LOG_OPERATION type */
229 uint32_t reserved_operation_type_bits;
252 uint32_t vmid_mask_mmhu
[all...]
H A Dmes_v11_api_def.h73 uint32_t type : 4; /* 0 - Invalid; 1 - Scheduling; 2 - TBD */
74 uint32_t opcode : 8;
75 uint32_t dwsize : 8; /* including header */
76 uint32_t reserved : 12;
79 uint32_t u32All;
174 uint32_t first_free_entry_index;
175 uint32_t wraparound_count;
182 uint32_t operation_type; /* operation_type is of MES_LOG_OPERATION type */
183 uint32_t reserved_operation_type_bits;
206 uint32_t vmid_mask_mmhu
[all...]
H A Dkgd_kfd_interface.h51 uint32_t vmid;
52 uint32_t mc_id;
53 uint32_t status;
64 uint32_t vram_width;
65 uint32_t mem_clk_max;
111 uint32_t num_pipe_per_mec;
114 uint32_t num_queue_per_pipe;
123 uint32_t *sdma_doorbell_idx;
128 uint32_t non_cp_doorbells_start;
129 uint32_t non_cp_doorbells_en
[all...]
/linux/arch/mips/include/asm/octeon/
H A Dcvmx-pciercx-defs.h55 uint32_t u32;
57 __BITFIELD_FIELD(uint32_t dpe:1,
58 __BITFIELD_FIELD(uint32_t sse:1,
59 __BITFIELD_FIELD(uint32_t rma:1,
60 __BITFIELD_FIELD(uint32_t rta:1,
61 __BITFIELD_FIELD(uint32_t sta:1,
62 __BITFIELD_FIELD(uint32_t devt:2,
63 __BITFIELD_FIELD(uint32_t mdpe:1,
64 __BITFIELD_FIELD(uint32_t fbb:1,
65 __BITFIELD_FIELD(uint32_t reserved_22_2
[all...]
H A Dcvmx-pci-defs.h118 uint32_t u32;
121 uint32_t reserved_18_31:14;
122 uint32_t addr_idx:14;
123 uint32_t ca:1;
124 uint32_t end_swp:2;
125 uint32_t addr_v:1;
127 uint32_t addr_v:1;
128 uint32_t end_swp:2;
129 uint32_t ca:1;
130 uint32_t addr_id
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/
H A Ddml_top_dchub_registers.h9 // These types are uint32_t as they represent actual calculated register values for HW
12 uint32_t refcyc_h_blank_end;
13 uint32_t dlg_vblank_end;
14 uint32_t min_dst_y_next_start;
15 uint32_t refcyc_per_htotal;
16 uint32_t refcyc_x_after_scaler;
17 uint32_t dst_y_after_scaler;
18 uint32_t dst_y_prefetch;
19 uint32_t dst_y_per_vm_vblank;
20 uint32_t dst_y_per_row_vblan
[all...]
/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_pm4_headers_ai.h32 uint32_t reserved1 : 8; /* < reserved */
33 uint32_t opcode : 8; /* < IT opcode */
34 uint32_t count : 14;/* < number of DWORDs - 1 in the
37 uint32_t type : 2; /* < packet identifier.
41 uint32_t u32All;
59 uint32_t ordinal1;
64 uint32_t vmid_mask:16;
65 uint32_t unmap_latency:8;
66 uint32_t reserved1:4;
67 uint32_t enb_xnack_retry_disable_chec
[all...]
H A Dkfd_pm4_headers_vi.h32 uint32_t reserved1 : 8; /* < reserved */
33 uint32_t opcode : 8; /* < IT opcode */
34 uint32_t count : 14;/* < Number of DWORDS - 1 in the
37 uint32_t type : 2; /* < packet identifier
41 uint32_t u32All;
59 uint32_t ordinal1;
64 uint32_t vmid_mask:16;
65 uint32_t unmap_latency:8;
66 uint32_t reserved1:5;
69 uint32_t ordinal
[all...]
H A Dkfd_pm4_headers.h33 uint32_t reserved1:8;
35 uint32_t opcode:8;
37 uint32_t count:14;
39 uint32_t type:2;
41 uint32_t u32all;
54 uint32_t ordinal1;
59 uint32_t pasid:16;
60 uint32_t reserved1:8;
61 uint32_t diq_enable:1;
62 uint32_t process_quantu
[all...]
/linux/drivers/scsi/arcmsr/
H A Darcmsr.h104 #define dma_addr_hi32(addr) (uint32_t) ((addr>>16)>>16)
105 #define dma_addr_lo32(addr) (uint32_t) (addr & 0xffffffff)
113 uint32_t HeaderLength;
115 uint32_t Timeout;
116 uint32_t ControlCode;
117 uint32_t ReturnCode;
118 uint32_t Length;
196 uint32_t data_len;
206 uint32_t signature; /*0, 00-03*/
207 uint32_t request_le
[all...]
/linux/sound/soc/qcom/qdsp6/
H A Daudioreach.h68 uint32_t property_flag;
72 uint32_t shm_addr_lsw;
73 uint32_t shm_addr_msw;
74 uint32_t mem_size_bytes;
78 uint32_t mem_map_handle;
82 uint32_t mem_map_handle;
91 uint32_t num_modules_list;
97 uint32_t num_modules_prop_cfg;
101 uint32_t instance_id;
102 uint32_t num_prop
[all...]
/linux/drivers/gpu/drm/amd/display/include/
H A Dgrph_object_ctrl_defs.h67 uint32_t enum_id:16; /* 1 based enum */
73 uint32_t clk_mask_register_index;
74 uint32_t clk_en_register_index;
75 uint32_t clk_y_register_index;
76 uint32_t clk_a_register_index;
77 uint32_t data_mask_register_index;
78 uint32_t data_en_register_index;
79 uint32_t data_y_register_index;
80 uint32_t data_a_register_index;
82 uint32_t clk_mask_shif
[all...]
/linux/drivers/gpu/drm/amd/display/dc/sspl/
H A Ddc_spl_types.h14 uint32_t width;
15 uint32_t height;
38 uint32_t v_taps;
39 uint32_t h_taps;
40 uint32_t v_taps_c;
41 uint32_t h_taps_c;
171 uint32_t width;
172 uint32_t height;
186 uint32_t offset_rgb_y;
187 uint32_t offset_rgb_cbc
[all...]
/linux/tools/firewire/
H A Dnosy-dump.h15 uint32_t timestamp;
18 uint32_t zero:24;
19 uint32_t phy_id:6;
20 uint32_t identifier:2;
24 uint32_t zero:16;
25 uint32_t gap_count:6;
26 uint32_t set_gap_count:1;
27 uint32_t set_root:1;
28 uint32_t root_id:6;
29 uint32_t identifie
[all...]
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ucode.h31 uint32_t size_bytes; /* size of the entire header+image(s) in bytes */
32 uint32_t header_size_bytes; /* size of just the header in bytes */
37 uint32_t ucode_version;
38 uint32_t ucode_size_bytes; /* size of ucode in bytes */
39 uint32_t ucode_array_offset_bytes; /* payload offset from the start of the header */
40 uint32_t crc32; /* crc32 checksum of the payload */
46 uint32_t io_debug_size_bytes; /* size of debug array in dwords */
47 uint32_t io_debug_array_offset_bytes; /* payload offset from the start of the header */
53 uint32_t ucode_start_addr;
59 uint32_t ppt_offset_byte
[all...]
H A Damdgpu_amdkfd_gfx_v9.h23 void kgd_gfx_v9_program_sh_mem_settings(struct amdgpu_device *adev, uint32_t vmid,
24 uint32_t sh_mem_config,
25 uint32_t sh_mem_ape1_base, uint32_t sh_mem_ape1_limit,
26 uint32_t sh_mem_bases, uint32_t inst);
28 unsigned int vmid, uint32_t inst);
29 int kgd_gfx_v9_init_interrupts(struct amdgpu_device *adev, uint32_t pipe_id,
30 uint32_t inst);
31 int kgd_gfx_v9_hqd_load(struct amdgpu_device *adev, void *mqd, uint32_t pipe_i
[all...]
/linux/drivers/scsi/lpfc/
H A Dlpfc_hw.h80 uint32_t Revision:8;
81 uint32_t InId:24;
83 uint32_t word;
92 uint32_t word;
155 uint32_t PortId; /* For RNN_ID requests */
164 uint32_t port_id;
167 uint32_t PortId;
172 uint32_t PortId;
178 uint32_t PortId;
181 uint32_t fc4_type
[all...]
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu8_hwmgr.h45 uint32_t soft_min_clk;
46 uint32_t hard_min_clk;
47 uint32_t soft_max_clk;
48 uint32_t hard_max_clk;
52 uint32_t bootup_uma_clock;
53 uint32_t bootup_engine_clock;
54 uint32_t dentist_vco_freq;
55 uint32_t nb_dpm_enable;
56 uint32_t nbp_memory_clock[SMU8_NUM_NBPMEMORYCLOCK];
57 uint32_t nbp_n_cloc
[all...]

12345678910>>...107