Home
last modified time | relevance | path

Searched refs:range_max_qp (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_dsc_1_2.c295 (rc[0].range_max_qp << 0) | in dpu_hw_dsc_config_thresh_1_2()
296 (rc[1].range_max_qp << 5) | in dpu_hw_dsc_config_thresh_1_2()
297 (rc[2].range_max_qp << 10) | in dpu_hw_dsc_config_thresh_1_2()
298 (rc[3].range_max_qp << 15) | in dpu_hw_dsc_config_thresh_1_2()
299 (rc[4].range_max_qp << 20)); in dpu_hw_dsc_config_thresh_1_2()
314 (rc[5].range_max_qp << 0) | in dpu_hw_dsc_config_thresh_1_2()
315 (rc[6].range_max_qp << 5) | in dpu_hw_dsc_config_thresh_1_2()
316 (rc[7].range_max_qp << 10) | in dpu_hw_dsc_config_thresh_1_2()
317 (rc[8].range_max_qp << 15) | in dpu_hw_dsc_config_thresh_1_2()
318 (rc[9].range_max_qp << 2 in dpu_hw_dsc_config_thresh_1_2()
[all...]
H A Ddpu_hw_dsc.c150 DPU_REG_WRITE(c, off, rc[i].range_max_qp); in dpu_hw_dsc_config_thresh()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
H A Ddcn401_dsc.c330 RANGE_MAX_QP0, reg_vals->pps.rc_range_params[0].range_max_qp, in dsc_write_to_registers()
335 RANGE_MAX_QP1, reg_vals->pps.rc_range_params[1].range_max_qp, in dsc_write_to_registers()
338 RANGE_MAX_QP2, reg_vals->pps.rc_range_params[2].range_max_qp, in dsc_write_to_registers()
343 RANGE_MAX_QP3, reg_vals->pps.rc_range_params[3].range_max_qp, in dsc_write_to_registers()
346 RANGE_MAX_QP4, reg_vals->pps.rc_range_params[4].range_max_qp, in dsc_write_to_registers()
351 RANGE_MAX_QP5, reg_vals->pps.rc_range_params[5].range_max_qp, in dsc_write_to_registers()
354 RANGE_MAX_QP6, reg_vals->pps.rc_range_params[6].range_max_qp, in dsc_write_to_registers()
359 RANGE_MAX_QP7, reg_vals->pps.rc_range_params[7].range_max_qp, in dsc_write_to_registers()
362 RANGE_MAX_QP8, reg_vals->pps.rc_range_params[8].range_max_qp, in dsc_write_to_registers()
367 RANGE_MAX_QP9, reg_vals->pps.rc_range_params[9].range_max_qp, in dsc_write_to_registers()
[all...]
/linux/drivers/gpu/drm/display/
H A Ddrm_dsc_helper.c250 (dsc_cfg->rc_range_params[i].range_max_qp << in drm_dsc_pps_payload_pack()
382 * DSC model/pre-SCR-cfg has 8 for range_max_qp[0], however
1288 vdsc_cfg->rc_range_params[i].range_max_qp = in drm_dsc_setup_rc_params()
1289 rc_params->rc_range_params[i].range_max_qp; in drm_dsc_setup_rc_params()
1540 rp[0].range_max_qp, rp[1].range_max_qp, rp[2].range_max_qp, rp[3].range_max_qp, in drm_dsc_dump_config_rc_params()
1541 rp[4].range_max_qp, rp[5].range_max_qp, r in drm_dsc_dump_config_rc_params()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
H A Ddcn20_dsc.c330 DC_LOG_DSC("\trc_range_parameters[%d].range_max_qp %d", i, pps->rc_range_params[i].range_max_qp); in dsc_log_pps()
708 RANGE_MAX_QP0, reg_vals->pps.rc_range_params[0].range_max_qp, in dsc_write_to_registers()
713 RANGE_MAX_QP1, reg_vals->pps.rc_range_params[1].range_max_qp, in dsc_write_to_registers()
716 RANGE_MAX_QP2, reg_vals->pps.rc_range_params[2].range_max_qp, in dsc_write_to_registers()
721 RANGE_MAX_QP3, reg_vals->pps.rc_range_params[3].range_max_qp, in dsc_write_to_registers()
724 RANGE_MAX_QP4, reg_vals->pps.rc_range_params[4].range_max_qp, in dsc_write_to_registers()
729 RANGE_MAX_QP5, reg_vals->pps.rc_range_params[5].range_max_qp, in dsc_write_to_registers()
732 RANGE_MAX_QP6, reg_vals->pps.rc_range_params[6].range_max_qp, in dsc_write_to_registers()
737 RANGE_MAX_QP7, reg_vals->pps.rc_range_params[7].range_max_qp, in dsc_write_to_registers()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dsc/
H A Ddscc_types.h37 int range_max_qp; member
H A Drc_calc_dpi.c85 dsc_cfg->rc_range_params[i].range_max_qp = rc->qp_max[i]; in copy_rc_to_cfg()
/linux/include/drm/display/
H A Ddrm_dsc.h56 * @range_max_qp: Max Quantization Parameters allowed for this range
58 u8 range_max_qp; member