Home
last modified time | relevance | path

Searched refs:phy_clear_bits (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/net/phy/
H A Dnxp-cbtx.c40 ret = phy_clear_bits(phydev, CBTX_PDOWN_CTRL, in cbtx_soft_reset()
92 ret = phy_clear_bits(phydev, CBTX_MODE_CTRL_STAT, in cbtx_mdix_config()
97 return phy_clear_bits(phydev, CBTX_MODE_CTRL_STAT, in cbtx_mdix_config()
100 ret = phy_clear_bits(phydev, CBTX_MODE_CTRL_STAT, in cbtx_mdix_config()
H A Dnxp-tja11xx.c143 return phy_clear_bits(phydev, MII_ECTRL, MII_ECTRL_LINK_CONTROL); in tja11xx_disable_link_control()
162 ret = phy_clear_bits(phydev, MII_ECTRL, MII_ECTRL_WAKE_REQUEST); in tja11xx_wakeup()
351 ret = phy_clear_bits(phydev, MII_CFG1, MII_CFG1_SLEEP_CONFIRM); in tja11xx_config_init()
727 ret = phy_clear_bits(phydev, MII_COMMCFG, MII_COMMCFG_AUTO_OP); in tja11xx_cable_test_start()
H A Dmxl-gpy.c771 ret = phy_clear_bits(phydev, PHY_IMASK, PHY_IMASK_WOL); in gpy_set_wol()
798 return phy_clear_bits(phydev, PHY_IMASK, PHY_IMASK_LSTC); in gpy_set_wol()
1012 return phy_clear_bits(phydev, PHY_LED, PHY_LED_POLARITY(index)); in gpy_led_polarity_set()
H A Ddp83867.c437 return phy_clear_bits(phydev, DP83867_CFG2, in dp83867_set_downshift()
936 val = phy_clear_bits(phydev, DP83867_CFG2, in dp83867_link_change_notify()
H A Dintel-xway.c527 return phy_clear_bits(phydev, XWAY_MDIO_LED, XWAY_GPHY_LED_INV(index)); in xway_gphy_led_polarity_set()
H A Dsmsc.c97 return phy_clear_bits(phydev, MII_LAN83C185_CTRL_STATUS, in smsc_phy_config_edpd()
H A Dmarvell.c1098 err = phy_clear_bits(phydev, MII_M1111_PHY_EXT_CR, in m88e1111_set_downshift()
1162 err = phy_clear_bits(phydev, MII_M1011_PHY_SCR, in m88e1011_set_downshift()
1556 return phy_clear_bits(phydev, MII_88E1540_COPPER_CTRL3, in m88e1540_set_fld()
2342 ret = phy_clear_bits(phydev, MII_BMCR, BMCR_ANENABLE); in marvell_cable_test_start_common()
H A Ddp83869.c456 return phy_clear_bits(phydev, DP83869_CFG2, in dp83869_set_downshift()
H A Dphy_device.c2711 return phy_clear_bits(phydev, MII_BMCR, BMCR_PDOWN); in genphy_resume()
/linux/drivers/net/phy/qcom/
H A Dqca807x.c673 ret = phy_clear_bits(phydev, in qca807x_sfp_insert()
/linux/drivers/net/phy/mediatek/
H A Dmtk-ge-soc.c1470 return phy_clear_bits(phydev, MII_BMCR, BMCR_PDOWN); in an7583_phy_config_init()
/linux/include/linux/
H A Dphy.h1546 * phy_clear_bits - Convenience function for clearing bits in a PHY register
1551 static inline int phy_clear_bits(struct phy_device *phydev, u32 regnum, u16 val) in phy_clear_bits() function