Home
last modified time | relevance | path

Searched refs:mmUVD_RBC_VCPU_ACCESS_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_5_offset.h794 #define mmUVD_RBC_VCPU_ACCESS_BASE_IDX 1 macro
H A Dvcn_2_0_0_offset.h747 #define mmUVD_RBC_VCPU_ACCESS_BASE_IDX 1 macro
H A Dvcn_3_0_0_offset.h1178 #define mmUVD_RBC_VCPU_ACCESS_BASE_IDX 1 macro