/linux/arch/mips/math-emu/ |
H A D | sp_simple.c | 16 if (ieee754_csr.abs2008) { in ieee754sp_neg() 22 oldrm = ieee754_csr.rm; in ieee754sp_neg() 23 ieee754_csr.rm = FPU_CSR_RD; in ieee754sp_neg() 25 ieee754_csr.rm = oldrm; in ieee754sp_neg() 34 if (ieee754_csr.abs2008) { in ieee754sp_abs() 40 oldrm = ieee754_csr.rm; in ieee754sp_abs() 41 ieee754_csr.rm = FPU_CSR_RD; in ieee754sp_abs() 46 ieee754_csr.rm = oldrm; in ieee754sp_abs()
|
H A D | dp_simple.c | 16 if (ieee754_csr.abs2008) { in ieee754dp_neg() 22 oldrm = ieee754_csr.rm; in ieee754dp_neg() 23 ieee754_csr.rm = FPU_CSR_RD; in ieee754dp_neg() 25 ieee754_csr.rm = oldrm; in ieee754dp_neg() 34 if (ieee754_csr.abs2008) { in ieee754dp_abs() 40 oldrm = ieee754_csr.rm; in ieee754dp_abs() 41 ieee754_csr.rm = FPU_CSR_RD; in ieee754dp_abs() 46 ieee754_csr.rm = oldrm; in ieee754dp_abs()
|
H A D | dp_sqrt.c | 66 oldcsr = ieee754_csr; in ieee754dp_sqrt() 67 ieee754_csr.mx &= ~IEEE754_INEXACT; in ieee754dp_sqrt() 68 ieee754_csr.sx &= ~IEEE754_INEXACT; in ieee754dp_sqrt() 69 ieee754_csr.rm = FPU_CSR_RN; in ieee754dp_sqrt() 113 ieee754_csr.rm = FPU_CSR_RZ; in ieee754dp_sqrt() 114 ieee754_csr.sx &= ~IEEE754_INEXACT; in ieee754dp_sqrt() 119 if (ieee754_csr.sx & IEEE754_INEXACT || t.bits != y.bits) { in ieee754dp_sqrt() 121 if (!(ieee754_csr.sx & IEEE754_INEXACT)) in ieee754dp_sqrt() 149 ieee754_csr = oldcsr; in ieee754dp_sqrt()
|
H A D | ieee754.h | 170 #define ieee754_csr (*(struct _ieee754_csr *)(¤t->thread.fpu.fcr31)) macro 174 return (ieee754_csr.rm); in ieee754_getrm() 179 return (ieee754_csr.rm = rm); in ieee754_setrm() 187 return (ieee754_csr.cx); in ieee754_getcx() 194 return (ieee754_csr.cx & n); in ieee754_cxtest() 202 return (ieee754_csr.sx); in ieee754_getsx() 209 return (ieee754_csr.sx = 0); in ieee754_clrsx() 216 return (ieee754_csr.sx & n); in ieee754_sxtest() 255 ieee754_csr.nan2008]) 267 ieee754_csr [all...] |
H A D | ieee754dp.c | 32 return ieee754_csr.nan2008 ^ qbit; in ieee754dp_issnan() 45 if (ieee754_csr.nan2008) { in ieee754dp_nanxcpt() 61 switch (ieee754_csr.rm) { in ieee754dp_get_rounding() 98 if (ieee754_csr.nod) { in ieee754dp_format() 102 switch(ieee754_csr.rm) { in ieee754dp_format() 166 switch (ieee754_csr.rm) { in ieee754dp_format() 188 if (ieee754_csr.mx & IEEE754_UNDERFLOW) in ieee754dp_format()
|
H A D | ieee754sp.c | 32 return ieee754_csr.nan2008 ^ qbit; in ieee754sp_issnan() 45 if (ieee754_csr.nan2008) { in ieee754sp_nanxcpt() 61 switch (ieee754_csr.rm) { in ieee754sp_get_rounding() 98 if (ieee754_csr.nod) { in ieee754sp_format() 102 switch(ieee754_csr.rm) { in ieee754sp_format() 165 switch (ieee754_csr.rm) { in ieee754sp_format() 187 if (ieee754_csr.mx & IEEE754_UNDERFLOW) in ieee754sp_format()
|
H A D | ieee754int.h | 24 ieee754_csr.cx = 0; in ieee754_clearcx() 29 ieee754_csr.cx |= flags; in ieee754_setcx() 30 ieee754_csr.sx |= flags; in ieee754_setcx() 37 return ieee754_csr.mx & x; in ieee754_setandtestcx() 62 else if (ieee754_csr.nan2008 ^ !(vm & SP_MBIT(SP_FBITS - 1))) \ 100 else if (ieee754_csr.nan2008 ^ !(vm & DP_MBIT(DP_FBITS - 1))) \ 122 if (ieee754_csr.nod) { \ 133 if (ieee754_csr.nod) { \
|
H A D | sp_fdp.c | 40 if (!ieee754_csr.nan2008) { in ieee754sp_fdp() 57 if ((ieee754_csr.rm == FPU_CSR_RU && !xs) || in ieee754sp_fdp() 58 (ieee754_csr.rm == FPU_CSR_RD && xs)) in ieee754sp_fdp()
|
H A D | sp_add.c | 83 return ieee754sp_zero(ieee754_csr.rm == FPU_CSR_RD); in ieee754sp_add() 152 return ieee754sp_zero(ieee754_csr.rm == FPU_CSR_RD); in ieee754sp_add()
|
H A D | dp_sub.c | 83 return ieee754dp_zero(ieee754_csr.rm == FPU_CSR_RD); in ieee754dp_sub() 157 if (ieee754_csr.rm == FPU_CSR_RD) in ieee754dp_sub()
|
H A D | dp_add.c | 83 return ieee754dp_zero(ieee754_csr.rm == FPU_CSR_RD); in ieee754dp_add() 153 return ieee754dp_zero(ieee754_csr.rm == FPU_CSR_RD); in ieee754dp_add()
|
H A D | sp_sub.c | 83 return ieee754sp_zero(ieee754_csr.rm == FPU_CSR_RD); in ieee754sp_sub() 154 if (ieee754_csr.rm == FPU_CSR_RD) in ieee754sp_sub()
|
H A D | cp1emu.c | 1424 ieee754_csr_save = ieee754_csr; \ 1426 ieee754_csr_save.cx |= ieee754_csr.cx; \ 1427 ieee754_csr_save.sx |= ieee754_csr.sx; \ 1429 ieee754_csr.cx |= ieee754_csr_save.cx; \ 1430 ieee754_csr.sx |= ieee754_csr_save.sx; \ 1998 oldrm = ieee754_csr.rm; in fpu_emu() 2000 ieee754_csr.rm = MIPSInst_FUNC(ir); in fpu_emu() 2002 ieee754_csr.rm = oldrm; in fpu_emu() 2044 oldrm = ieee754_csr.rm; in fpu_emu() 2046 ieee754_csr in fpu_emu() [all...] |
H A D | sp_maddf.c | 115 return ieee754sp_zero(ieee754_csr.rm == FPU_CSR_RD); in _sp_maddf() 223 return ieee754sp_zero(ieee754_csr.rm == FPU_CSR_RD); in _sp_maddf()
|
H A D | dp_rint.c | 54 switch (ieee754_csr.rm) { in ieee754dp_rint()
|
H A D | sp_rint.c | 55 switch (ieee754_csr.rm) { in ieee754sp_rint()
|
H A D | sp_tint.c | 72 switch (ieee754_csr.rm) { in ieee754sp_tint()
|
H A D | sp_tlong.c | 68 switch (ieee754_csr.rm) { in ieee754sp_tlong()
|
H A D | dp_tlong.c | 72 switch (ieee754_csr.rm) { in ieee754dp_tlong()
|
H A D | sp_sqrt.c | 90 switch (ieee754_csr.rm) { in ieee754sp_sqrt()
|
H A D | dp_tint.c | 67 switch (ieee754_csr.rm) { in ieee754dp_tint()
|
H A D | dp_maddf.c | 146 return ieee754dp_zero(ieee754_csr.rm == FPU_CSR_RD); in _dp_maddf() 283 return ieee754dp_zero(ieee754_csr.rm == FPU_CSR_RD); in _dp_maddf()
|