/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/ |
H A D | dml_top_display_cfg_types.h | 437 unsigned int gpuvm_max_page_table_levels; member
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
H A D | dcn31_fpu.c | 58 .gpuvm_max_page_table_levels = 1, 202 .gpuvm_max_page_table_levels = 1, 301 .gpuvm_max_page_table_levels = 1,
|
/linux/drivers/gpu/drm/amd/display/dc/dml2/ |
H A D | dml2_translation_helper.c | 51 out->gpuvm_max_page_table_levels = 4; in dml2_init_ip_params() 127 out->gpuvm_max_page_table_levels = 1; in dml2_init_ip_params() 189 out->gpuvm_max_page_table_levels = 4; in dml2_init_ip_params() 632 out->gpuvm_max_page_table_levels = in_ip_params->gpuvm_max_page_table_levels; in dml2_translate_ip_params() 1306 dml_dispcfg->plane.GPUVMMaxPageTableLevels = dml2->v20.dml_core_ctx.ip.gpuvm_max_page_table_levels; in map_dc_state_into_dml_display_cfg()
|
H A D | display_mode_core_structs.h | 395 dml_uint_t gpuvm_max_page_table_levels; member
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn302/ |
H A D | dcn302_fpu.c | 40 .gpuvm_max_page_table_levels = 4,
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn303/ |
H A D | dcn303_fpu.c | 39 .gpuvm_max_page_table_levels = 4,
|
/linux/drivers/gpu/drm/amd/display/dc/dml/ |
H A D | display_mode_structs.h | 267 unsigned int gpuvm_max_page_table_levels; member
|
H A D | display_mode_vba.c | 489 mode_lib->vba.GPUVMMaxPageTableLevels = ip->gpuvm_max_page_table_levels; in fetch_ip_params()
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
H A D | dcn314_fpu.c | 39 .gpuvm_max_page_table_levels = 1,
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn301/ |
H A D | dcn301_fpu.c | 42 .gpuvm_max_page_table_levels = 1,
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn351/ |
H A D | dcn351_fpu.c | 20 .gpuvm_max_page_table_levels = 1,
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn35/ |
H A D | dcn35_fpu.c | 41 .gpuvm_max_page_table_levels = 1,
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
H A D | dcn20_fpu.c | 89 .gpuvm_max_page_table_levels = 4, 156 .gpuvm_max_page_table_levels = 4, 558 .gpuvm_max_page_table_levels = 1,
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
H A D | dcn30_fpu.c | 53 .gpuvm_max_page_table_levels = 4,
|
H A D | display_rq_dlg_calc_30.c | 1425 unsigned int levels = mode_lib->ip.gpuvm_max_page_table_levels; in dml_rq_dlg_get_dlg_params()
|
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn201/ |
H A D | dcn201_resource.c | 79 .gpuvm_max_page_table_levels = 4,
|
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/ |
H A D | dml2_core_dcn4_calcs.c | 2893 …late_vm_and_row_bytes_params.GPUVMMaxPageTableLevels = p->display_cfg->gpuvm_max_page_table_levels; in CalculateVMRowAndSwath() 2971 …late_vm_and_row_bytes_params.GPUVMMaxPageTableLevels = p->display_cfg->gpuvm_max_page_table_levels; in CalculateVMRowAndSwath() 5144 …OSE("DML::%s: GPUVMPageTableLevels = %u\n", __func__, p->display_cfg->gpuvm_max_page_table_levels); in CalculatePrefetchSchedule() 5179 …aLatencyPrefetch + math_max2(s->trip_to_mem * (p->display_cfg->gpuvm_max_page_table_levels * (s->H… in CalculatePrefetchSchedule() 5264 …OSE("DML::%s: GPUVMPageTableLevels = %u\n", __func__, p->display_cfg->gpuvm_max_page_table_levels); in CalculatePrefetchSchedule() 5292 if (p->display_cfg->gpuvm_max_page_table_levels >= 3) { in CalculatePrefetchSchedule() 5293 …raLatencyPrefetch + s->trip_to_mem * (double)((p->display_cfg->gpuvm_max_page_table_levels - 2) * … in CalculatePrefetchSchedule() 5294 …} else if (p->display_cfg->gpuvm_max_page_table_levels == 1 && !dcc_mrq_enable && !p->setup_for_td… in CalculatePrefetchSchedule() 5303 if (p->mrq_present || p->display_cfg->gpuvm_max_page_table_levels >= 3) in CalculatePrefetchSchedule() 5318 …extra_tdpe_bytes = (unsigned int)math_max2(0, (p->display_cfg->gpuvm_max_page_table_levels - 1) * … in CalculatePrefetchSchedule() [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/ |
H A D | dml21_translation_helper.c | 1083 dml_dispcfg->gpuvm_max_page_table_levels = 4; in dml21_map_dc_state_into_dml_display_cfg()
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
H A D | dcn32_fpu.c | 59 .gpuvm_max_page_table_levels = 4,
|