Home
last modified time | relevance | path

Searched refs:gfx_table (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Daldebaran_ppt.c361 dpm_table = &dpm_context->dpm_tables.gfx_table; in aldebaran_get_dpm_ultimate_freq()
424 dpm_table = &dpm_context->dpm_tables.gfx_table; in aldebaran_set_default_dpm_table()
596 struct smu_13_0_dpm_table *gfx_table = in aldebaran_populate_umd_state_clk() local
597 &dpm_context->dpm_tables.gfx_table; in aldebaran_populate_umd_state_clk()
605 pstate_table->gfxclk_pstate.min = gfx_table->min; in aldebaran_populate_umd_state_clk()
606 pstate_table->gfxclk_pstate.peak = gfx_table->max; in aldebaran_populate_umd_state_clk()
607 pstate_table->gfxclk_pstate.curr.min = gfx_table->min; in aldebaran_populate_umd_state_clk()
608 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in aldebaran_populate_umd_state_clk()
620 if (gfx_table->count > ALDEBARAN_UMD_PSTATE_GFXCLK_LEVEL && in aldebaran_populate_umd_state_clk()
624 gfx_table->dpm_levels[ALDEBARAN_UMD_PSTATE_GFXCLK_LEVEL].value; in aldebaran_populate_umd_state_clk()
[all …]
H A Dsmu_v13_0_6_ppt.c901 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_6_get_dpm_ultimate_freq()
1026 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_6_set_default_dpm_table()
1106 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_6_populate_umd_state_clk() local
1107 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_6_populate_umd_state_clk()
1114 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_6_populate_umd_state_clk()
1115 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_6_populate_umd_state_clk()
1116 pstate_table->gfxclk_pstate.curr.min = gfx_table->min; in smu_v13_0_6_populate_umd_state_clk()
1117 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in smu_v13_0_6_populate_umd_state_clk()
1129 if (gfx_table->count > SMU_13_0_6_UMD_PSTATE_GFXCLK_LEVEL && in smu_v13_0_6_populate_umd_state_clk()
1133 gfx_table->dpm_levels[SMU_13_0_6_UMD_PSTATE_GFXCLK_LEVEL].value; in smu_v13_0_6_populate_umd_state_clk()
[all …]
H A Daldebaran_ppt.h61 struct aldebaran_single_dpm_table gfx_table; member
H A Dsmu_v13_0_7_ppt.c601 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_set_default_dpm_table()
879 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_get_dpm_ultimate_freq()
1200 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_7_print_clk_levels()
1991 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_7_force_clk_levels()
2291 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_7_populate_umd_state_clk() local
2292 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_populate_umd_state_clk()
2310 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_7_populate_umd_state_clk()
2312 (driver_clocks.GameClockAc < gfx_table->max)) in smu_v13_0_7_populate_umd_state_clk()
2315 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_7_populate_umd_state_clk()
2333 driver_clocks.BaseClockAc < gfx_table->max) in smu_v13_0_7_populate_umd_state_clk()
[all …]
H A Dsmu_v13_0.c1587 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_set_performance_level() local
1588 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_set_performance_level()
1613 sclk_min = sclk_max = gfx_table->max; in smu_v13_0_set_performance_level()
1621 sclk_min = sclk_max = gfx_table->min; in smu_v13_0_set_performance_level()
1629 sclk_min = gfx_table->min; in smu_v13_0_set_performance_level()
1630 sclk_max = gfx_table->max; in smu_v13_0_set_performance_level()
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega20_hwmgr.c600 dpm_table = &(data->dpm_table.gfx_table); in vega20_setup_gfxclk_dpm_table()
666 dpm_table = &(data->dpm_table.gfx_table); in vega20_setup_default_dpm_tables()
1481 &(data->dpm_table.gfx_table); in vega20_get_sclk_od()
1483 &(data->golden_dpm_table.gfx_table); in vega20_get_sclk_od()
1500 &(data->golden_dpm_table.gfx_table); in vega20_set_sclk_od()
1571 struct vega20_single_dpm_table *gfx_table = &(data->dpm_table.gfx_table); in vega20_populate_umdpstate_clocks() local
1574 if (gfx_table->count > VEGA20_UMD_PSTATE_GFXCLK_LEVEL && in vega20_populate_umdpstate_clocks()
1576 hwmgr->pstate_sclk = gfx_table->dpm_levels[VEGA20_UMD_PSTATE_GFXCLK_LEVEL].value; in vega20_populate_umdpstate_clocks()
1579 hwmgr->pstate_sclk = gfx_table->dpm_levels[0].value; in vega20_populate_umdpstate_clocks()
1583 hwmgr->pstate_sclk_peak = gfx_table->dpm_levels[gfx_table->count - 1].value; in vega20_populate_umdpstate_clocks()
[all …]
H A Dvega12_hwmgr.c667 dpm_table = &(data->dpm_table.gfx_table); in vega12_setup_default_dpm_tables()
788 struct vega12_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table);
1041 struct vega12_single_dpm_table *gfx_dpm_table = &(data->dpm_table.gfx_table); in vega12_populate_umdpstate_clocks()
1166 min_freq = data->dpm_table.gfx_table.dpm_state.soft_min_level; in vega12_upload_dpm_min_level()
1257 max_freq = data->dpm_table.gfx_table.dpm_state.soft_max_level; in vega12_upload_dpm_max_level()
1661 soft_level = vega12_find_highest_dpm_level(&(data->dpm_table.gfx_table)); in vega12_force_dpm_highest()
1663 data->dpm_table.gfx_table.dpm_state.soft_min_level = in vega12_force_dpm_highest()
1664 data->dpm_table.gfx_table.dpm_state.soft_max_level = in vega12_force_dpm_highest()
1665 data->dpm_table.gfx_table.dpm_levels[soft_level].value; in vega12_force_dpm_highest()
1690 soft_level = vega12_find_lowest_dpm_level(&(data->dpm_table.gfx_table)); in vega12_force_dpm_lowest()
[all …]
H A Dvega10_hwmgr.h148 struct vega10_single_dpm_table gfx_table; member
H A Dvega12_hwmgr.h126 struct vega12_single_dpm_table gfx_table; member
H A Dvega20_hwmgr.h179 struct vega20_single_dpm_table gfx_table; member
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Darcturus_ppt.h61 struct arcturus_single_dpm_table gfx_table; member
H A Darcturus_ppt.c387 dpm_table = &dpm_context->dpm_tables.gfx_table; in arcturus_set_default_dpm_table()
575 struct smu_11_0_dpm_table *gfx_table = in arcturus_populate_umd_state_clk() local
576 &dpm_context->dpm_tables.gfx_table; in arcturus_populate_umd_state_clk()
584 pstate_table->gfxclk_pstate.min = gfx_table->min; in arcturus_populate_umd_state_clk()
585 pstate_table->gfxclk_pstate.peak = gfx_table->max; in arcturus_populate_umd_state_clk()
593 if (gfx_table->count > ARCTURUS_UMD_PSTATE_GFXCLK_LEVEL && in arcturus_populate_umd_state_clk()
597 gfx_table->dpm_levels[ARCTURUS_UMD_PSTATE_GFXCLK_LEVEL].value; in arcturus_populate_umd_state_clk()
829 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in arcturus_emit_clk_levels()
959 freq = dpm_context->dpm_tables.gfx_table.dpm_levels[level].value; in arcturus_upload_dpm_level()
1022 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in arcturus_force_clk_levels()
H A Dsmu_v11_0.c1857 struct smu_11_0_dpm_table *gfx_table = in smu_v11_0_set_performance_level() local
1858 &dpm_context->dpm_tables.gfx_table; in smu_v11_0_set_performance_level()
1874 sclk_min = sclk_max = gfx_table->max; in smu_v11_0_set_performance_level()
1879 sclk_min = sclk_max = gfx_table->min; in smu_v11_0_set_performance_level()
1884 sclk_min = gfx_table->min; in smu_v11_0_set_performance_level()
1885 sclk_max = gfx_table->max; in smu_v11_0_set_performance_level()
H A Dnavi10_ppt.c992 dpm_table = &dpm_context->dpm_tables.gfx_table; in navi10_set_default_dpm_table()
1713 struct smu_11_0_dpm_table *gfx_table = in navi10_populate_umd_state_clk() local
1714 &dpm_context->dpm_tables.gfx_table; in navi10_populate_umd_state_clk()
1724 pstate_table->gfxclk_pstate.min = gfx_table->min; in navi10_populate_umd_state_clk()
1768 sclk_freq = gfx_table->dpm_levels[gfx_table->count - 1].value; in navi10_populate_umd_state_clk()
1779 if (gfx_table->max > NAVI10_UMD_PSTATE_PROFILING_GFXCLK && in navi10_populate_umd_state_clk()
H A Dsienna_cichlid_ppt.c982 dpm_table = &dpm_context->dpm_tables.gfx_table; in sienna_cichlid_set_default_dpm_table()
1489 struct smu_11_0_dpm_table *gfx_table = in sienna_cichlid_populate_umd_state_clk() local
1490 &dpm_context->dpm_tables.gfx_table; in sienna_cichlid_populate_umd_state_clk()
1499 pstate_table->gfxclk_pstate.min = gfx_table->min; in sienna_cichlid_populate_umd_state_clk()
1500 pstate_table->gfxclk_pstate.peak = gfx_table->max; in sienna_cichlid_populate_umd_state_clk()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0_2_ppt.c524 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v14_0_2_set_default_dpm_table()
808 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v14_0_2_get_dpm_ultimate_freq()
1072 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v14_0_2_print_clk_levels()
1397 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v14_0_2_force_clk_levels()
1585 struct smu_14_0_dpm_table *gfx_table = in smu_v14_0_2_populate_umd_state_clk() local
1586 &dpm_context->dpm_tables.gfx_table; in smu_v14_0_2_populate_umd_state_clk()
1604 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v14_0_2_populate_umd_state_clk()
1606 (driver_clocks.GameClockAc < gfx_table->max)) in smu_v14_0_2_populate_umd_state_clk()
1609 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v14_0_2_populate_umd_state_clk()
1627 driver_clocks.BaseClockAc < gfx_table->max) in smu_v14_0_2_populate_umd_state_clk()
[all …]
H A Dsmu_v14_0.c1250 struct smu_14_0_dpm_table *gfx_table = in smu_v14_0_set_performance_level() local
1251 &dpm_context->dpm_tables.gfx_table; in smu_v14_0_set_performance_level()
1276 sclk_min = sclk_max = gfx_table->max; in smu_v14_0_set_performance_level()
1284 sclk_min = sclk_max = gfx_table->min; in smu_v14_0_set_performance_level()
1292 sclk_min = gfx_table->min; in smu_v14_0_set_performance_level()
1293 sclk_max = gfx_table->max; in smu_v14_0_set_performance_level()
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Dsmu_v14_0.h92 struct smu_14_0_dpm_table gfx_table; member
H A Dsmu_v13_0.h97 struct smu_13_0_dpm_table gfx_table; member