Home
last modified time | relevance | path

Searched refs:ctrl_bit (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/omapdrm/dss/ !
H A Ddss.c477 u8 ctrl_bit = ctrl_bits[channel]; in dss_lcd_clk_mux_dra7() local
482 REG_FLD_MOD(dss, DSS_CONTROL, 0, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_dra7()
490 REG_FLD_MOD(dss, DSS_CONTROL, 1, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_dra7()
510 u8 ctrl_bit = ctrl_bits[channel]; in dss_lcd_clk_mux_omap5() local
514 REG_FLD_MOD(dss, DSS_CONTROL, 0, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_omap5()
521 REG_FLD_MOD(dss, DSS_CONTROL, 1, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_omap5()
539 u8 ctrl_bit = ctrl_bits[channel]; in dss_lcd_clk_mux_omap4() local
543 REG_FLD_MOD(dss, DSS_CONTROL, 0, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_omap4()
550 REG_FLD_MOD(dss, DSS_CONTROL, 1, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_omap4()
/linux/drivers/hwmon/ !
H A Dltc2992.c129 u8 ctrl_bit; member
143 .ctrl_bit = LTC2992_GPIO1_BIT,
155 .ctrl_bit = LTC2992_GPIO2_BIT,
167 .ctrl_bit = LTC2992_GPIO3_BIT,
179 .ctrl_bit = LTC2992_GPIO4_BIT,
274 assign_bit(ltc2992_gpio_addr_map[offset].ctrl_bit, &gpio_ctrl, value); in ltc2992_gpio_set()
294 assign_bit(ltc2992_gpio_addr_map[gpio_nr].ctrl_bit, &gpio_ctrl_io, true); in ltc2992_gpio_set_multiple()
297 assign_bit(ltc2992_gpio_addr_map[gpio_nr].ctrl_bit, &gpio_ctrl, true); in ltc2992_gpio_set_multiple()
/linux/drivers/net/ethernet/netronome/nfp/nfpcore/ !
H A Dnfp_nsp_eth.c513 u64 val, const u64 ctrl_bit) in nfp_eth_set_bit_config() argument
537 entries[idx].control |= cpu_to_le64(ctrl_bit); in nfp_eth_set_bit_config()
574 #define NFP_ETH_SET_BIT_CONFIG(nsp, raw_idx, mask, val, ctrl_bit) \ argument
578 val, ctrl_bit); \