Home
last modified time | relevance | path

Searched refs:CVMX_PCIE_BAR1_PHYS_BASE (Results 1 – 3 of 3) sorted by relevance

/linux/arch/mips/cavium-octeon/
H A Ddma-octeon.c37 if (paddr >= CVMX_PCIE_BAR1_PHYS_BASE && paddr < (CVMX_PCIE_BAR1_PHYS_BASE + CVMX_PCIE_BAR1_PHYS_SIZE)) in octeon_hole_phys_to_dma()
38 return paddr - CVMX_PCIE_BAR1_PHYS_BASE + CVMX_PCIE_BAR1_RC_BASE; in octeon_hole_phys_to_dma()
46 return daddr + CVMX_PCIE_BAR1_PHYS_BASE - CVMX_PCIE_BAR1_RC_BASE; in octeon_hole_dma_to_phys()
/linux/arch/mips/include/asm/octeon/
H A Dpci-octeon.h18 #define CVMX_PCIE_BAR1_PHYS_BASE ((1ull << 32) - (1ull << 28)) macro
/linux/arch/mips/pci/
H A Dpcie-octeon.c932 bar1_index.s.addr_idx = (CVMX_PCIE_BAR1_PHYS_BASE >> 22); in __cvmx_pcie_rc_initialize_gen1()
1415 bar1_index.s.addr_idx = (CVMX_PCIE_BAR1_PHYS_BASE >> 22); in __cvmx_pcie_rc_initialize_gen2()