Home
last modified time | relevance | path

Searched refs:REG_READ (Results 1 – 25 of 121) sorted by relevance

12345

/linux-3.3/drivers/gpu/drm/gma500/
Dcdv_intel_display.c139 ret = wait_for((REG_READ(SB_PCKT) & SB_BUSY) == 0, 1000); in cdv_sb_read()
151 ret = wait_for((REG_READ(SB_PCKT) & SB_BUSY) == 0, 1000); in cdv_sb_read()
157 *val = REG_READ(SB_DATA); in cdv_sb_read()
174 ret = wait_for((REG_READ(SB_PCKT) & SB_BUSY) == 0, 1000); in cdv_sb_write()
187 ret = wait_for((REG_READ(SB_PCKT) & SB_BUSY) == 0, 1000); in cdv_sb_write()
208 REG_READ(DPIO_CFG); in cdv_sb_reset()
231 if ((REG_READ(dpll_reg) & DPLL_SYNCLOCK_ENABLE) == 0) { in cdv_dpll_set_clock_cdv()
430 (REG_READ(LVDS) & LVDS_PORT_EN) != 0) { in cdv_intel_find_best_PLL()
437 if ((REG_READ(LVDS) & LVDS_CLKB_POWER_MASK) == in cdv_intel_find_best_PLL()
514 dspcntr = REG_READ(dspcntr_reg); in cdv_intel_pipe_set_base()
[all …]
Doaktrail_crtc.c185 temp = REG_READ(dpll_reg); in oaktrail_crtc_dpms()
188 REG_READ(dpll_reg); in oaktrail_crtc_dpms()
192 REG_READ(dpll_reg); in oaktrail_crtc_dpms()
196 REG_READ(dpll_reg); in oaktrail_crtc_dpms()
201 temp = REG_READ(pipeconf_reg); in oaktrail_crtc_dpms()
205 temp = REG_READ(dspcntr_reg); in oaktrail_crtc_dpms()
210 REG_WRITE(dspbase_reg, REG_READ(dspbase_reg)); in oaktrail_crtc_dpms()
227 temp = REG_READ(dspcntr_reg); in oaktrail_crtc_dpms()
232 REG_WRITE(dspbase_reg, REG_READ(dspbase_reg)); in oaktrail_crtc_dpms()
233 REG_READ(dspbase_reg); in oaktrail_crtc_dpms()
[all …]
Dpsb_intel_display.c278 (REG_READ(LVDS) & LVDS_PORT_EN) != 0) { in psb_intel_find_best_PLL()
285 if ((REG_READ(LVDS) & LVDS_CLKB_POWER_MASK) == in psb_intel_find_best_PLL()
372 dspcntr = REG_READ(dspcntr_reg); in psb_intel_pipe_set_base()
400 REG_READ(dspbase); in psb_intel_pipe_set_base()
402 REG_READ(dspsurf); in psb_intel_pipe_set_base()
405 REG_READ(dspbase); in psb_intel_pipe_set_base()
446 temp = REG_READ(dpll_reg); in psb_intel_crtc_dpms()
449 REG_READ(dpll_reg); in psb_intel_crtc_dpms()
453 REG_READ(dpll_reg); in psb_intel_crtc_dpms()
457 REG_READ(dpll_reg); in psb_intel_crtc_dpms()
[all …]
Dpsb_intel_lvds.c77 ret = REG_READ(BLC_PWM_CTL); in psb_intel_lvds_get_max_backlight()
89 REG_READ(BLC_PWM_CTL), dev_priv->saveBLC_PWM_CTL); in psb_intel_lvds_get_max_backlight()
201 blc_pwm_ctl = REG_READ(BLC_PWM_CTL); in psb_intel_lvds_set_backlight()
232 REG_WRITE(PP_CONTROL, REG_READ(PP_CONTROL) | in psb_intel_lvds_set_power()
235 pp_status = REG_READ(PP_STATUS); in psb_intel_lvds_set_power()
243 REG_WRITE(PP_CONTROL, REG_READ(PP_CONTROL) & in psb_intel_lvds_set_power()
246 pp_status = REG_READ(PP_STATUS); in psb_intel_lvds_set_power()
275 lvds_priv->savePP_ON = REG_READ(LVDSPP_ON); in psb_intel_lvds_save()
276 lvds_priv->savePP_OFF = REG_READ(LVDSPP_OFF); in psb_intel_lvds_save()
277 lvds_priv->saveLVDS = REG_READ(LVDS); in psb_intel_lvds_save()
[all …]
Doaktrail_hdmi.c222 temp = REG_READ(DSPBCNTR); in oaktrail_crtc_hdmi_dpms()
225 REG_READ(DSPBCNTR); in oaktrail_crtc_hdmi_dpms()
227 REG_WRITE(DSPBSURF, REG_READ(DSPBSURF)); in oaktrail_crtc_hdmi_dpms()
228 REG_READ(DSPBSURF); in oaktrail_crtc_hdmi_dpms()
232 temp = REG_READ(PIPEBCONF); in oaktrail_crtc_hdmi_dpms()
235 REG_READ(PIPEBCONF); in oaktrail_crtc_hdmi_dpms()
239 temp = REG_READ(PCH_PIPEBCONF); in oaktrail_crtc_hdmi_dpms()
242 REG_READ(PCH_PIPEBCONF); in oaktrail_crtc_hdmi_dpms()
247 temp = REG_READ(DPLL_CTRL); in oaktrail_crtc_hdmi_dpms()
259 temp = REG_READ(DPLL_CTRL); in oaktrail_crtc_hdmi_dpms()
[all …]
Dintel_gmbus.c106 reserved = REG_READ(gpio->reg) & in get_reserved()
121 return (REG_READ(gpio->reg) & GPIO_CLOCK_VAL_IN) != 0; in get_clock()
132 return (REG_READ(gpio->reg) & GPIO_DATA_VAL_IN) != 0; in get_data()
150 REG_READ(gpio->reg); /* Posting */ in set_clock()
168 REG_READ(gpio->reg); in set_data()
276 REG_READ(GMBUS2+reg_offset); in gmbus_xfer()
280 if (wait_for(REG_READ(GMBUS2 + reg_offset) & (GMBUS_SATOER | GMBUS_HW_RDY), 50)) in gmbus_xfer()
282 if (REG_READ(GMBUS2 + reg_offset) & GMBUS_SATOER) in gmbus_xfer()
285 val = REG_READ(GMBUS3 + reg_offset); in gmbus_xfer()
305 REG_READ(GMBUS2+reg_offset); in gmbus_xfer()
[all …]
Dpsb_lid.c40 REG_WRITE(PP_CONTROL, REG_READ(PP_CONTROL) | POWER_TARGET_ON); in psb_lid_timer_func()
42 pp_status = REG_READ(PP_STATUS); in psb_lid_timer_func()
50 REG_WRITE(PP_CONTROL, REG_READ(PP_CONTROL) & ~POWER_TARGET_ON); in psb_lid_timer_func()
52 pp_status = REG_READ(PP_STATUS); in psb_lid_timer_func()
Dcdv_intel_crt.c44 temp = REG_READ(reg); in cdv_intel_crt_dpms()
126 dpll_md = REG_READ(dpll_md_reg); in cdv_intel_crt_mode_set()
162 adpa_orig = REG_READ(ADPA); in cdv_intel_crt_detect_hotplug()
172 hotplug_en = REG_READ(PORT_HOTPLUG_EN); in cdv_intel_crt_detect_hotplug()
186 if (!(REG_READ(PORT_HOTPLUG_EN) & in cdv_intel_crt_detect_hotplug()
193 if ((REG_READ(PORT_HOTPLUG_STAT) & CRT_HOTPLUG_MONITOR_MASK) != in cdv_intel_crt_detect_hotplug()
Dintel_i2c.c39 val = REG_READ(chan->reg); in get_clock()
49 val = REG_READ(chan->reg); in get_data()
61 REG_READ(chan->reg) & (GPIO_DATA_PULLUP_DISABLE | in set_clock()
81 REG_READ(chan->reg) & (GPIO_DATA_PULLUP_DISABLE | in set_data()
/linux-3.3/drivers/net/wireless/ath/ath9k/
Dar9002_calib.c90 if (!(REG_READ(ah, AR_PHY_TIMING_CTRL4(0)) & in ar9002_hw_per_calibration()
125 REG_READ(ah, AR_PHY_CAL_MEAS_0(i)); in ar9002_hw_iqcal_collect()
127 REG_READ(ah, AR_PHY_CAL_MEAS_1(i)); in ar9002_hw_iqcal_collect()
129 (int32_t) REG_READ(ah, AR_PHY_CAL_MEAS_2(i)); in ar9002_hw_iqcal_collect()
144 REG_READ(ah, AR_PHY_CAL_MEAS_0(i)); in ar9002_hw_adc_gaincal_collect()
146 REG_READ(ah, AR_PHY_CAL_MEAS_1(i)); in ar9002_hw_adc_gaincal_collect()
148 REG_READ(ah, AR_PHY_CAL_MEAS_2(i)); in ar9002_hw_adc_gaincal_collect()
150 REG_READ(ah, AR_PHY_CAL_MEAS_3(i)); in ar9002_hw_adc_gaincal_collect()
168 (int32_t) REG_READ(ah, AR_PHY_CAL_MEAS_0(i)); in ar9002_hw_adc_dccal_collect()
170 (int32_t) REG_READ(ah, AR_PHY_CAL_MEAS_1(i)); in ar9002_hw_adc_dccal_collect()
[all …]
Dar9002_mac.c42 if (REG_READ(ah, AR_INTR_ASYNC_CAUSE) & AR_INTR_MAC_IRQ) { in ar9002_hw_get_isr()
43 if ((REG_READ(ah, AR_RTC_STATUS) & AR_RTC_STATUS_M) in ar9002_hw_get_isr()
45 isr = REG_READ(ah, AR_ISR); in ar9002_hw_get_isr()
49 sync_cause = REG_READ(ah, AR_INTR_SYNC_CAUSE) & in ar9002_hw_get_isr()
58 isr = REG_READ(ah, AR_ISR); in ar9002_hw_get_isr()
64 isr2 = REG_READ(ah, AR_ISR_S2); in ar9002_hw_get_isr()
81 isr = REG_READ(ah, AR_ISR_RAC); in ar9002_hw_get_isr()
100 s0_s = REG_READ(ah, AR_ISR_S0_S); in ar9002_hw_get_isr()
104 s1_s = REG_READ(ah, AR_ISR_S1_S); in ar9002_hw_get_isr()
123 s5_s = REG_READ(ah, AR_ISR_S5_S); in ar9002_hw_get_isr()
[all …]
Dar9003_mac.c182 async_cause = REG_READ(ah, AR_INTR_ASYNC_CAUSE); in ar9003_hw_get_isr()
185 if ((REG_READ(ah, AR_RTC_STATUS) & AR_RTC_STATUS_M) in ar9003_hw_get_isr()
187 isr = REG_READ(ah, AR_ISR); in ar9003_hw_get_isr()
191 sync_cause = REG_READ(ah, AR_INTR_SYNC_CAUSE) & AR_INTR_SYNC_DEFAULT; in ar9003_hw_get_isr()
201 isr2 = REG_READ(ah, AR_ISR_S2); in ar9003_hw_get_isr()
227 isr = REG_READ(ah, AR_ISR_RAC); in ar9003_hw_get_isr()
255 s0 = REG_READ(ah, AR_ISR_S0); in ar9003_hw_get_isr()
257 s1 = REG_READ(ah, AR_ISR_S1); in ar9003_hw_get_isr()
269 s5 = REG_READ(ah, AR_ISR_S5_S); in ar9003_hw_get_isr()
271 s5 = REG_READ(ah, AR_ISR_S5); in ar9003_hw_get_isr()
[all …]
Dmac.c48 return REG_READ(ah, AR_QTXDP(q)); in ath9k_hw_gettxbuf()
69 npend = REG_READ(ah, AR_QSTS(q)) & AR_Q_STS_PEND_FR_CNT; in ath9k_hw_numtxpending()
72 if (REG_READ(ah, AR_Q_TXE) & (1 << q)) in ath9k_hw_numtxpending()
114 txcfg = REG_READ(ah, AR_TXCFG); in ath9k_hw_updatetxtriglevel()
651 reg = REG_READ(ah, AR_OBS_BUS_1); in ath9k_hw_setrxabort()
708 if ((REG_READ(ah, AR_CR) & AR_CR_RXE) == 0) in ath9k_hw_stopdmarecv()
712 mac_status = REG_READ(ah, AR_DMADBG_7) & 0x7f0; in ath9k_hw_stopdmarecv()
728 REG_READ(ah, AR_CR), in ath9k_hw_stopdmarecv()
729 REG_READ(ah, AR_DIAG_SW), in ath9k_hw_stopdmarecv()
730 REG_READ(ah, AR_DMADBG_7)); in ath9k_hw_stopdmarecv()
[all …]
/linux-3.3/drivers/net/wireless/ath/
Dhw.c23 #define REG_READ (common->ops->read) macro
145 cycles = REG_READ(ah, AR_CCCNT); in ath_hw_cycle_counters_update()
146 busy = REG_READ(ah, AR_RCCNT); in ath_hw_cycle_counters_update()
147 rx = REG_READ(ah, AR_RFCNT); in ath_hw_cycle_counters_update()
148 tx = REG_READ(ah, AR_TFCNT); in ath_hw_cycle_counters_update()
/linux-3.3/arch/cris/include/arch-v32/mach-a3/mach/hwregs/
Dmarb_bar_defs.h16 REG_READ( reg_##scope##_##reg, \
28 REG_READ( reg_##scope##_##reg, \
42 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
52 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
300 REG_READ( reg_##scope##_##reg, \
312 REG_READ( reg_##scope##_##reg, \
326 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
336 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
Dstrmux_defs.h16 REG_READ( reg_##scope##_##reg, \
28 REG_READ( reg_##scope##_##reg, \
42 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
52 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
/linux-3.3/arch/cris/include/arch-v32/arch/hwregs/
Dmarb_defs.h19 REG_READ( reg_##scope##_##reg, \
31 REG_READ( reg_##scope##_##reg, \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
278 REG_READ( reg_##scope##_##reg, \
290 REG_READ( reg_##scope##_##reg, \
304 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
314 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
Dstrcop_defs.h19 REG_READ( reg_##scope##_##reg, \
31 REG_READ( reg_##scope##_##reg, \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
Dirq_nmi_defs.h19 REG_READ( reg_##scope##_##reg, \
31 REG_READ( reg_##scope##_##reg, \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
Dconfig_defs.h19 REG_READ( reg_##scope##_##reg, \
31 REG_READ( reg_##scope##_##reg, \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
/linux-3.3/arch/cris/include/arch-v32/mach-fs/mach/hwregs/
Dmarb_defs.h19 REG_READ( reg_##scope##_##reg, \
31 REG_READ( reg_##scope##_##reg, \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
278 REG_READ( reg_##scope##_##reg, \
290 REG_READ( reg_##scope##_##reg, \
304 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
314 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
Dstrmux_defs.h19 REG_READ( reg_##scope##_##reg, \
31 REG_READ( reg_##scope##_##reg, \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
Dconfig_defs.h19 REG_READ( reg_##scope##_##reg, \
31 REG_READ( reg_##scope##_##reg, \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
/linux-3.3/arch/cris/include/arch-v32/arch/hwregs/iop/
Diop_version_defs.h19 REG_READ( reg_##scope##_##reg, \
31 REG_READ( reg_##scope##_##reg, \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
/linux-3.3/arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/
Diop_version_defs.h16 REG_READ( reg_##scope##_##reg, \
28 REG_READ( reg_##scope##_##reg, \
42 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
52 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \

12345