Home
last modified time | relevance | path

Searched refs:MSR_IA32_TEMPERATURE_TARGET (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/thermal/intel/ !
H A Dintel_tcc_cooling.c92 err = rdmsrq_safe(MSR_IA32_TEMPERATURE_TARGET, &val); in tcc_cooling_init()
/linux/drivers/hwmon/ !
H A Dcoretemp.c288 err = rdmsr_safe_on_cpu(tdata->cpu, MSR_IA32_TEMPERATURE_TARGET, &eax, &edx); in get_tjmax()
319 * MSR_IA32_TEMPERATURE_TARGET in get_ttarget()
324 ret = rdmsr_safe_on_cpu(tdata->cpu, MSR_IA32_TEMPERATURE_TARGET, &eax, &edx); in get_ttarget()
580 * MSR_IA32_TEMPERATURE_TARGET register. Atoms don't have the register in create_core_data()
/linux/arch/x86/include/asm/ !
H A Dmsr-index.h956 #define MSR_IA32_TEMPERATURE_TARGET 0x000001a2 macro
/linux/tools/arch/x86/include/asm/ !
H A Dmsr-index.h949 #define MSR_IA32_TEMPERATURE_TARGET 0x000001a2 macro
/linux/tools/power/x86/turbostat/ !
H A Dturbostat.c564 bool has_nhm_msrs; /* MSR_PLATFORM_INFO, MSR_IA32_TEMPERATURE_TARGET, MSR_SMI_COUNT, MSR_PKG_CST_CONFIG_CONTROL, MSR_IA32_POWER_CTL, TRL MSRs */
587 int tcc_offset_bits; /* TCC Offset bits in MSR_IA32_TEMPERATURE_TARGET */
7994 * MSR_IA32_TEMPERATURE_TARGET indicates the temperature where
8038 if (get_msr(base_cpu, MSR_IA32_TEMPERATURE_TARGET, &msr)) in set_temperature_target()
8052 fprintf(outf, "cpu%d: MSR_IA32_TEMPERATURE_TARGET: 0x%08llx (%d C) (%d default - %d offset)\n", in set_temperature_target()
8055 fprintf(outf, "cpu%d: MSR_IA32_TEMPERATURE_TARGET: 0x%08llx (%d C)\n", cpu, msr, tcc_default); in set_temperature_target()