Home
last modified time | relevance | path

Searched refs:x16 (Results 1 – 25 of 221) sorted by relevance

123456789

/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtso31 MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x16
33 MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16
34 MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16
35 MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16
36 MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16
41 MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x16
44 MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16
H A Dimx8mn-vhip4-evalboard-v2-overlay-adin1300.dtso40 MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x16
42 MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16
43 MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16
44 MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16
45 MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16
50 MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x16
53 MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16
H A Dimx8mn-vhip4-evalboard-ksz8794-common.dtsi74 MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x16
76 MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16
77 MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16
78 MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16
79 MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16
87 MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16
95 MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x16
H A Dimx8mp-iota2-lumpy.dts283 MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x16
284 MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x16
285 MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x16
286 MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x16
287 MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x16
288 MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x16
316 MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0 0x16
317 MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1 0x16
318 MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2 0x16
319 MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3 0x16
[all …]
H A Dimx8mm-phyboard-polis-peb-eval-01.dtso59 MX8MM_IOMUXC_SAI1_TXD5_GPIO4_IO17 0x16
60 MX8MM_IOMUXC_UART4_TXD_GPIO5_IO29 0x16
66 MX8MM_IOMUXC_SAI1_TXD3_GPIO4_IO15 0x16
67 MX8MM_IOMUXC_UART4_RXD_GPIO5_IO28 0x16
68 MX8MM_IOMUXC_SAI1_TXD2_GPIO4_IO14 0x16
H A Dimx8mm-verdin-ivy.dtsi454 <MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25 0x16>, /* SODIMM 30 */
455 <MX8MM_IOMUXC_SAI2_TXFS_GPIO4_IO24 0x16>, /* SODIMM 32 */
456 <MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26 0x16>, /* SODIMM 34 */
457 <MX8MM_IOMUXC_SAI2_RXD0_GPIO4_IO23 0x16>, /* SODIMM 36 */
458 <MX8MM_IOMUXC_SAI5_RXD1_GPIO3_IO22 0x16>, /* SODIMM 44 */
459 <MX8MM_IOMUXC_SAI5_RXD3_GPIO3_IO24 0x16>, /* SODIMM 46 */
460 <MX8MM_IOMUXC_SAI5_RXD0_GPIO3_IO21 0x16>, /* SODIMM 48 */
461 <MX8MM_IOMUXC_NAND_CE0_B_GPIO3_IO1 0x16>; /* SODIMM 54 */
466 <MX8MM_IOMUXC_NAND_DATA02_GPIO3_IO8 0x16>, /* SODIMM 60 */
467 <MX8MM_IOMUXC_NAND_DATA03_GPIO3_IO9 0x16>, /* SODIMM 62 */
[all …]
H A Dimx8mn-tqma8mqnl-mba8mx.dts188 fsl,pins = <MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX 0x16>,
189 <MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX 0x16>;
193 fsl,pins = <MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX 0x16>,
194 <MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX 0x16>;
198 fsl,pins = <MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX 0x16>,
199 <MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX 0x16>;
203 fsl,pins = <MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX 0x16>,
204 <MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX 0x16>;
H A Dimx8mp-icore-mx8mp-edimm2.2.dts121 MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x16
122 MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x16
123 MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x16
124 MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x16
125 MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x16
126 MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x16
H A Dimx8mp-verdin-ivy.dtsi495 <MX8MP_IOMUXC_SAI5_MCLK__GPIO3_IO25 0x16>, /* SODIMM 30 */
496 <MX8MP_IOMUXC_SAI5_RXD1__GPIO3_IO22 0x16>, /* SODIMM 32 */
497 <MX8MP_IOMUXC_SAI5_RXFS__GPIO3_IO19 0x16>, /* SODIMM 34 */
498 <MX8MP_IOMUXC_SAI1_RXD0__GPIO4_IO02 0x16>, /* SODIMM 36 */
499 <MX8MP_IOMUXC_SAI3_TXFS__GPIO4_IO31 0x16>, /* SODIMM 44 */
500 <MX8MP_IOMUXC_SAI3_TXD__GPIO5_IO01 0x16>, /* SODIMM 46 */
501 <MX8MP_IOMUXC_SAI3_RXD__GPIO4_IO30 0x16>, /* SODIMM 48 */
502 <MX8MP_IOMUXC_NAND_CE0_B__GPIO3_IO01 0x16>; /* SODIMM 54 */
507 <MX8MP_IOMUXC_NAND_DATA02__GPIO3_IO08 0x16>, /* SODIMM 60 */
508 <MX8MP_IOMUXC_NAND_DATA03__GPIO3_IO09 0x16>, /* SODIMM 62 */
[all …]
H A Dimx8mm-tqma8mqml-mba8mx.dts245 fsl,pins = <MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX 0x16>,
246 <MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX 0x16>;
250 fsl,pins = <MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX 0x16>,
251 <MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX 0x16>;
255 fsl,pins = <MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX 0x16>,
256 <MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX 0x16>;
260 fsl,pins = <MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX 0x16>,
261 <MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX 0x16>;
H A Dimx8mp-ultra-mach-sbc.dts606 MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x16
607 MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x16
608 MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x16
609 MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x16
610 MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x16
611 MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x16
626 MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0 0x16
627 MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1 0x16
628 MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2 0x16
629 MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3 0x16
[all …]
H A Dimx8mp-edm-g-wb.dts332 MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06 0x16 /* DSI_RST */
338 MX8MP_IOMUXC_SAI1_RXD4__GPIO4_IO06 0x16 /* GPIO_P249 */
339 MX8MP_IOMUXC_SAI1_RXD5__GPIO4_IO07 0x16 /* GPIO_P251 */
340 MX8MP_IOMUXC_SAI1_RXD7__GPIO4_IO09 0x16 /* GPIO_P255 */
341 MX8MP_IOMUXC_SAI1_TXD4__GPIO4_IO16 0x16 /* DSI_BL_EN */
342 MX8MP_IOMUXC_SAI1_TXD5__GPIO4_IO17 0x16 /* DSI_VDDEN */
H A Dimx8mn-bsh-smm-s2-display.dtsi127 MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5 0x16 /* VDD 3V3_VO2 */
134 MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT 0x16
140 MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x16 /* VDD 3V3_VO3 */
146 MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29 0x16 /* panel reset */
H A Dimx8mp-venice-gw74xx.dts365 reg = <0x16>;
845 MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x16
846 MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x16
847 MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x16
848 MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x16
849 MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x16
850 MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x16
864 MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0 0x16
865 MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1 0x16
866 MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2 0x16
[all …]
H A Dimx8mm-var-som-symphony.dts206 MX8MM_IOMUXC_SPDIF_RX_GPIO5_IO4 0x16
219 MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x16
225 MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x16
231 MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1 0x16
/linux/arch/arm64/kernel/
H A Drelocate_kernel.S52 ldr x16, [x0, #KIMAGE_HEAD] /* x16 = kimage_head */
57 and x12, x16, PAGE_MASK /* x12 = addr */
61 tbz x16, IND_SOURCE_BIT, .Ltest_indirection
70 tbz x16, IND_INDIRECTION_BIT, .Ltest_destination
74 tbz x16, IND_DESTINATION_BIT, .Lnext
77 ldr x16, [x14], #8 /* entry = *ptr++ */
78 tbz x16, IND_DONE_BIT, .Lloop /* while (!(entry & DONE)) */
H A Defi-rt-wrapper.S32 ldr_l x16, efi_rt_stack_top
33 mov sp, x16
49 mov x16, sp
51 str xzr, [x16, #8] // clear recorded task SP value
77 ldr_l x16, efi_rt_stack_top // clear recorded task SP value
78 str xzr, [x16, #-8]
/linux/arch/arm/boot/dts/rockchip/
H A Drk3288-veyron-jerry.dts92 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00
95 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05
99 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05
103 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05
107 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05
111 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05
115 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05
119 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05>;
126 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00
129 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05
[all …]
/linux/arch/arm64/lib/
H A Dcopy_page.S41 ldp x16, x17, [x1, #112]
62 stnp x16, x17, [x0, #112 - 256]
63 ldp x16, x17, [x1, #112]
77 stnp x16, x17, [x0, #112 - 256]
/linux/arch/arm64/xen/
H A Dhypercall.S60 mov x16, #__HYPERVISOR_##hypercall; \
88 mov x16, #__HYPERVISOR_dm_op; \
108 mov x16, x0
/linux/net/wireless/certs/
H A Dsforshee.hex28 0x8b, 0x96, 0x16, 0x1c, 0xfd, 0x24, 0xd5, 0x0b,
49 0xfb, 0x46, 0x16, 0x84, 0xe3, 0xc7, 0xa1, 0xe6,
58 0x25, 0x23, 0x4e, 0xaa, 0x22, 0x0c, 0x16, 0xb9,
69 0xc8, 0x50, 0x6a, 0xe2, 0x59, 0xf3, 0x16, 0x06,
84 0x0d, 0x3a, 0x60, 0xfd, 0x3c, 0x14, 0x2f, 0x16,
86 0x03, 0xee, 0xa0, 0x66, 0xa9, 0x16, 0x79, 0x14,
/linux/tools/testing/selftests/arm64/bti/
H A Dtrampoline.S16 mov x16, x0
17 br x16
/linux/lib/fonts/
H A DKconfig32 Note that this is a poor quality font. The VGA 8x16 font is quite a
39 bool "VGA 8x16 font" if FONTS
60 If the standard 8x16 font is a little too big for you, say Y.
96 big letters. It fits between the sun 12x22 and the normal 8x16 font.
100 bool "Sparc console 8x16 font"
123 It fits between the normal 8x16 font and Terminus 16x32.
/linux/drivers/net/wan/
H A Dwanxlfw.inc_shipped2 0x60,0x00,0x00,0x16,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
6 0x00,0x00,0x00,0x10,0x66,0x00,0xFF,0xDE,0x21,0xFC,0x00,0x00,0x16,0xBC,0x00,0x6C,
7 0x21,0xFC,0x00,0x00,0x17,0x5E,0x01,0x00,0x21,0xFC,0x00,0x00,0x16,0xDE,0x01,0x78,
8 0x21,0xFC,0x00,0x00,0x16,0xFE,0x01,0x74,0x21,0xFC,0x00,0x00,0x17,0x1E,0x01,0x70,
28 0x19,0x78,0x42,0xB0,0x09,0xB0,0x00,0x00,0x19,0x88,0x22,0x39,0xFF,0xFC,0x16,0xEC,
31 0x82,0xB0,0x09,0xB0,0x00,0x00,0x18,0xD2,0x23,0xC1,0xFF,0xFC,0x16,0xEC,0x00,0x70,
112 0x00,0x00,0x00,0x00,0xFF,0xFC,0x16,0x10,0x00,0xB9,0x00,0x00,0x10,0x00,0x00,0x00,
114 0x00,0x00,0x00,0x00,0xFF,0xFC,0x16,0x30,0x00,0xB9,0x00,0x00,0x20,0x00,0x00,0x00,
116 0x00,0x00,0x00,0x00,0xFF,0xFC,0x16,0x50,0x00,0xB9,0x00,0x00,0x40,0x00,0x00,0x00,
118 0x00,0x00,0x00,0x00,0xFF,0xFC,0x16,0x70,0x00,0xB9,0x00,0x00,0x80,0x00,0x00,0x00,
[all …]
/linux/arch/arm64/kvm/hyp/nvhe/
H A Dhost.S34 stp x16, x17, [x0, #CPU_XREG_OFFSET(16)]
89 ldp x16, x17, [x29, #CPU_XREG_OFFSET(16)]
278 ldp x16, x17, [x18, #CPU_XREG_OFFSET(16)]
290 stp x16, x17, [x18, #CPU_XREG_OFFSET(16)]

123456789