| /linux/arch/x86/include/asm/ |
| H A D | msr.h | 203 static inline int wrmsrq_safe(u32 msr, u64 val) in wrmsrq_safe() function 250 return wrmsrq_safe(msr, (u64)high << 32 | low); in wrmsr_safe() 317 return wrmsrq_safe(msr_no, q); in wrmsrq_safe_on_cpu()
|
| H A D | paravirt.h | 175 static inline int wrmsrq_safe(u32 msr, u64 val) in wrmsrq_safe() function
|
| /linux/arch/x86/events/intel/ |
| H A D | knc.c | 186 (void)wrmsrq_safe(hwc->config_base + hwc->idx, val); in knc_pmu_disable_event() 197 (void)wrmsrq_safe(hwc->config_base + hwc->idx, val); in knc_pmu_enable_event()
|
| H A D | p4.c | 915 (void)wrmsrq_safe(hwc->config_base, in p4_pmu_disable_event() 948 (void)wrmsrq_safe(MSR_IA32_PEBS_ENABLE, (u64)bind->metric_pebs); in p4_pmu_enable_pebs() 949 (void)wrmsrq_safe(MSR_P4_PEBS_MATRIX_VERT, (u64)bind->metric_vert); in p4_pmu_enable_pebs() 983 (void)wrmsrq_safe(escr_addr, escr_conf); in __p4_pmu_enable_event() 984 (void)wrmsrq_safe(hwc->config_base, in __p4_pmu_enable_event() 1401 wrmsrq_safe(reg, 0ULL); in p4_pmu_init()
|
| H A D | lbr.c | 1606 if (wrmsrq_safe(MSR_ARCH_LBR_DEPTH, lbr_nr)) in intel_pmu_arch_lbr_init()
|
| H A D | core.c | 3434 wrmsrq_safe(x86_pmu_config_addr(idx), 0ull); in intel_pmu_reset() 3435 wrmsrq_safe(x86_pmu_event_addr(idx), 0ull); in intel_pmu_reset() 3440 wrmsrq_safe(x86_pmu_fixed_ctr_addr(idx), 0ull); in intel_pmu_reset() 6533 if (wrmsrq_safe(msr, val_tmp) || in check_msr()
|
| /linux/drivers/platform/x86/intel/ |
| H A D | turbo_max_3.c | 45 ret = wrmsrq_safe(MSR_OC_MAILBOX, value); in get_oc_core_priority()
|
| /linux/arch/x86/lib/ |
| H A D | msr.c | 62 return wrmsrq_safe(msr, m->q); in msr_write()
|
| /linux/arch/x86/kernel/cpu/ |
| H A D | common.c | 170 wrmsrq_safe(info->msr_ppin_ctl, val | 2UL); in ppin_init() 2278 wrmsrq_safe(MSR_IA32_SYSENTER_CS, (u64)__KERNEL_CS); in idt_syscall_init() 2279 wrmsrq_safe(MSR_IA32_SYSENTER_ESP, in idt_syscall_init() 2281 wrmsrq_safe(MSR_IA32_SYSENTER_EIP, (u64)entry_SYSENTER_compat); in idt_syscall_init() 2284 wrmsrq_safe(MSR_IA32_SYSENTER_CS, (u64)GDT_ENTRY_INVALID_SEG); in idt_syscall_init() 2285 wrmsrq_safe(MSR_IA32_SYSENTER_ESP, 0ULL); in idt_syscall_init() 2286 wrmsrq_safe(MSR_IA32_SYSENTER_EIP, 0ULL); in idt_syscall_init()
|
| H A D | bus_lock.c | 106 if (wrmsrq_safe(MSR_TEST_CTRL, ctrl)) in split_lock_verify_msr()
|
| H A D | amd.c | 686 else if (c->x86 >= 0x19 && !wrmsrq_safe(MSR_IA32_PRED_CMD, PRED_CMD_SBPB)) { in early_init_amd() 864 wrmsrq_safe(MSR_F15H_IC_CFG, value); in init_amd_bd()
|
| /linux/arch/x86/kernel/cpu/mce/ |
| H A D | inject.c | 751 wrmsrq_safe(mca_msr_reg(bank, MCA_STATUS), status); in check_hw_inj_possible() 753 wrmsrq_safe(mca_msr_reg(bank, MCA_STATUS), 0); in check_hw_inj_possible()
|
| H A D | intel.c | 466 wrmsrq_safe(MSR_ERROR_CONTROL, error_control); in intel_imc_init()
|
| /linux/drivers/thermal/intel/ |
| H A D | therm_throt.c | 647 wrmsrq_safe(MSR_HWP_STATUS, 0); in notify_hwp_interrupt()
|
| /linux/drivers/powercap/ |
| H A D | intel_rapl_msr.c | 205 ra->err = wrmsrq_safe(ra->reg.msr, val); in rapl_msr_update_func()
|
| /linux/arch/x86/kernel/cpu/resctrl/ |
| H A D | core.c | 164 if (wrmsrq_safe(MSR_IA32_L3_CBM_BASE, max_cbm)) in cache_alloc_hsw_probe()
|
| /linux/arch/x86/events/ |
| H A D | core.c | 330 ret = wrmsrq_safe(reg, val); in check_hw_exists()
|
| /linux/drivers/cpufreq/ |
| H A D | intel_pstate.c | 1961 wrmsrq_safe(MSR_HWP_STATUS, 0); in notify_hwp_interrupt()
|
| /linux/arch/x86/kvm/ |
| H A D | x86.c | 619 ret = wrmsrq_safe(msr, val); in kvm_probe_user_return_msr() 679 err = wrmsrq_safe(kvm_uret_msrs_list[slot], value); in kvm_set_user_return_msr() 14099 else if (wrmsrq_safe(MSR_IA32_SPEC_CTRL, value)) in kvm_spec_ctrl_test_value()
|
| /linux/arch/x86/kvm/svm/ |
| H A D | sev.c | 3232 if (WARN_ON_ONCE(wrmsrq_safe(MSR_AMD64_VM_PAGE_FLUSH, addr | asid))) in sev_flush_encrypted_page()
|