Home
last modified time | relevance | path

Searched refs:vsync_count (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/media/platform/rockchip/rkisp1/
H A Drkisp1-debug.c154 unsigned int vsync_count = 0; in rkisp1_debug_input_status_show() local
175 vsync_count++; in rkisp1_debug_input_status_show()
182 seq_printf(m, "vsync: %u, hsync: %u\n", vsync_count, hsync_count); in rkisp1_debug_input_status_show()
/linux/drivers/gpu/drm/arm/
H A Dhdlcd_drv.c60 atomic_inc(&hdlcd->vsync_count); in hdlcd_irq()
114 atomic_set(&hdlcd->vsync_count, 0); in hdlcd_load()
204 seq_printf(m, "vsync : %d\n", atomic_read(&hdlcd->vsync_count)); in hdlcd_show_underrun_count()
H A Dhdlcd_drv.h19 atomic_t vsync_count; member
/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_crtc.h129 * @vsync_count : Running count of received vsync events
161 u32 vsync_count; member
H A Ddpu_hw_mdss.h369 * @vsync_count: Ratio of MDP VSYNC clk freq(Hz) to refresh rate divided
386 u32 vsync_count; member
H A Ddpu_hw_pingpong.c92 cfg |= te->vsync_count; in dpu_hw_pp_enable_te()
H A Ddpu_encoder_phys_cmd.c372 * vsync_count is ratio of MDP VSYNC clock frequency to LCD panel in dpu_encoder_phys_cmd_tearcheck_config()
381 tc_cfg.vsync_count = vsync_hz / in dpu_encoder_phys_cmd_tearcheck_config()
403 "tc hw_vsync_mode %u vsync_count %u vsync_init_val %u\n", in dpu_encoder_phys_cmd_tearcheck_config()
404 tc_cfg.hw_vsync_mode, tc_cfg.vsync_count, in dpu_encoder_phys_cmd_tearcheck_config()