| /linux/drivers/clk/imx/ |
| H A D | clk-pllv1.c | 56 unsigned long long ull; in clk_pllv1_recalc_rate() local 98 ull = (unsigned long long)rate * mfn_abs; in clk_pllv1_recalc_rate() 100 do_div(ull, mfd + 1); in clk_pllv1_recalc_rate() 103 ull = (rate * mfi) - ull; in clk_pllv1_recalc_rate() 105 ull = (rate * mfi) + ull; in clk_pllv1_recalc_rate() 107 return ull; in clk_pllv1_recalc_rate()
|
| /linux/drivers/net/ethernet/marvell/octeontx2/nic/ |
| H A D | cn20k.c | 105 otx2_write64(pf, RVU_MBOX_PF_VFPF_INTX(0), ~0ull); in cn20k_enable_pfvf_mbox_intr() 106 otx2_write64(pf, RVU_MBOX_PF_VFPF_INTX(1), ~0ull); in cn20k_enable_pfvf_mbox_intr() 107 otx2_write64(pf, RVU_MBOX_PF_VFPF1_INTX(0), ~0ull); in cn20k_enable_pfvf_mbox_intr() 108 otx2_write64(pf, RVU_MBOX_PF_VFPF1_INTX(1), ~0ull); in cn20k_enable_pfvf_mbox_intr() 127 otx2_write64(pf, RVU_MBOX_PF_VFPF_INT_ENA_W1CX(0), ~0ull); in cn20k_disable_pfvf_mbox_intr() 128 otx2_write64(pf, RVU_MBOX_PF_VFPF_INT_ENA_W1CX(1), ~0ull); in cn20k_disable_pfvf_mbox_intr() 129 otx2_write64(pf, RVU_MBOX_PF_VFPF1_INT_ENA_W1CX(0), ~0ull); in cn20k_disable_pfvf_mbox_intr() 130 otx2_write64(pf, RVU_MBOX_PF_VFPF1_INT_ENA_W1CX(1), ~0ull); in cn20k_disable_pfvf_mbox_intr() 132 otx2_write64(pf, RVU_MBOX_PF_VFPF_INTX(0), ~0ull); in cn20k_disable_pfvf_mbox_intr() 133 otx2_write64(pf, RVU_MBOX_PF_VFPF1_INTX(0), ~0ull); in cn20k_disable_pfvf_mbox_intr() [all …]
|
| /linux/arch/parisc/lib/ |
| H A D | ucmpdi2.c | 6 unsigned long long ull; member 15 union ull_union au = {.ull = a}; in __ucmpdi2() 16 union ull_union bu = {.ull = b}; in __ucmpdi2()
|
| /linux/lib/ |
| H A D | percpu_test.c | 28 unsigned long long ull = 0; in percpu_test_init() local 117 ul = ull = 0; in percpu_test_init() 120 ul = ull += UINT_MAX; in percpu_test_init() 121 __this_cpu_add(ulong_counter, ull); in percpu_test_init()
|
| /linux/tools/testing/selftests/bpf/progs/ |
| H A D | bpf_cubic.c | 131 if (!(x & (~0ull << (BITS_PER_U64-32)))) { in fls64() 135 if (!(x & (~0ull << (BITS_PER_U64-16)))) { in fls64() 139 if (!(x & (~0ull << (BITS_PER_U64-8)))) { in fls64() 143 if (!(x & (~0ull << (BITS_PER_U64-4)))) { in fls64() 147 if (!(x & (~0ull << (BITS_PER_U64-2)))) { in fls64() 151 if (!(x & (~0ull << (BITS_PER_U64-1)))) in fls64()
|
| /linux/arch/powerpc/include/asm/ |
| H A D | spu.h | 379 #define MFC_CNTL_RESUME_DMA_QUEUE (0ull << 0) 383 #define MFC_CNTL_NORMAL_DMA_QUEUE_OPERATION (0ull << 8) 579 #define MFC_LSACR_COMPARE_MASK ((~0ull) << 32) 580 #define MFC_LSACR_COMPARE_ADDR ((~0ull) >> 32) 585 #define MFC_LSCRR_QI_MASK ((~0ull) << MFC_LSCRR_QI_SHIFT) 630 #define SPU_ECC_CNTL_E (1ull << 0ull)
|
| /linux/include/linux/ |
| H A D | minmax.h | 121 __careful_cmp(min, (x) + 0u + 0ul + 0ull, (y) + 0u + 0ul + 0ull) 129 __careful_cmp(max, (x) + 0u + 0ul + 0ull, (y) + 0u + 0ul + 0ull)
|
| /linux/drivers/crypto/cavium/cpt/ |
| H A D | cptpf_main.c | 94 cpt_write_csr64(cpt->reg_base, CPTX_PF_MBOX_ENA_W1CX(0, 0), ~0ull); in cpt_disable_mbox_interrupts() 100 cpt_write_csr64(cpt->reg_base, CPTX_PF_ECC0_ENA_W1C(0), ~0ull); in cpt_disable_ecc_interrupts() 106 cpt_write_csr64(cpt->reg_base, CPTX_PF_EXEC_ENA_W1C(0), ~0ull); in cpt_disable_exec_interrupts() 119 cpt_write_csr64(cpt->reg_base, CPTX_PF_MBOX_ENA_W1SX(0, 0), ~0ull); in cpt_enable_mbox_interrupts() 429 CPTX_PF_ENGX_UCODE_BASE(0, core), 0ull); in cpt_unload_microcode()
|
| /linux/fs/ocfs2/ |
| H A D | ocfs2_trace.h | 305 TP_PROTO(unsigned long long ull, int value1, int value2, int value3), 306 TP_ARGS(ull, value1, value2, value3), 308 __field( unsigned long long, ull ) 314 __entry->ull = ull; 320 __entry->ull, __entry->value1, 326 TP_PROTO(unsigned long long ull, int value1, \ 328 TP_ARGS(ull, value1, value2, value3)) 331 TP_PROTO(unsigned long long ull, unsigned int value1, 333 TP_ARGS(ull, value1, value2, value3), 335 __field(unsigned long long, ull) [all …]
|
| /linux/arch/mips/include/asm/octeon/ |
| H A D | cvmx-pip.h | 47 CVMX_PIP_L4_NO_ERR = 0ull, 78 CVMX_PIP_IP_NO_ERR = 0ull, 102 CVMX_PIP_RX_NO_ERR = 0ull,
|
| /linux/drivers/infiniband/core/ |
| H A D | packer.c | 101 mask = cpu_to_be64((~0ull >> (64 - desc[i].size_bits)) << shift); in ib_pack() 180 mask = (~0ull >> (64 - desc[i].size_bits)) << shift; in ib_unpack()
|
| /linux/arch/x86/include/asm/ |
| H A D | processor-flags.h | 50 #define CR3_PCID_MASK 0ull
|
| H A D | pgtable-invert.h | 24 return __pte_needs_invert(val) ? ~0ull : 0; in protnone_mask()
|
| /linux/drivers/crypto/marvell/octeontx/ |
| H A D | otx_cptpf_mbox.c | 89 mbx->data = 0ull; in otx_cpt_mbox_send_ack() 98 mbx->data = 0ull; in otx_cptpf_mbox_send_nack()
|
| H A D | otx_cptpf_main.c | 20 writeq(~0ull, cpt->reg_base + OTX_CPT_PF_MBOX_ENA_W1CX(0)); in otx_cpt_disable_mbox_interrupts() 26 writeq(~0ull, cpt->reg_base + OTX_CPT_PF_MBOX_ENA_W1SX(0)); in otx_cpt_enable_mbox_interrupts()
|
| /linux/drivers/gpu/drm/imagination/ |
| H A D | pvr_device_info.c | 66 u64 invalid_mask = ~0ull << (mapping_max & 63); in pvr_device_info_set_common() 232 u64 invalid_mask = ~0ull << (mapping_max & 63); in pvr_device_info_set_features()
|
| /linux/arch/x86/kvm/ |
| H A D | pmu.c | 728 u64 mask = ~0ull; in kvm_pmu_rdpmc() 967 pmu->global_ctrl_rsvd = ~0ull; in kvm_pmu_refresh() 968 pmu->global_status_rsvd = ~0ull; in kvm_pmu_refresh() 969 pmu->fixed_ctr_ctrl_rsvd = ~0ull; in kvm_pmu_refresh() 970 pmu->pebs_enable_rsvd = ~0ull; in kvm_pmu_refresh() 971 pmu->pebs_data_cfg_rsvd = ~0ull; in kvm_pmu_refresh()
|
| /linux/arch/powerpc/platforms/cell/spufs/ |
| H A D | spu_utils.h | 15 unsigned long long ull; member
|
| /linux/drivers/virt/nitro_enclaves/ |
| H A D | ne_misc_dev_test.c | 6 #define INVALID_VALUE (~0ull)
|
| /linux/arch/powerpc/mm/ |
| H A D | init-common.c | 25 phys_addr_t memstart_addr __ro_after_init = (phys_addr_t)~0ull;
|
| /linux/arch/x86/kvm/mmu/ |
| H A D | spte.c | 499 shadow_nx_mask = 0ull; in kvm_mmu_set_ept_masks() 503 (has_exec_only ? 0ull : VMX_EPT_READABLE_MASK) | VMX_EPT_SUPPRESS_VE_BIT; in kvm_mmu_set_ept_masks()
|
| /linux/drivers/gpu/drm/panthor/ |
| H A D | panthor_mmu.h | 75 #define PANTHOR_VM_KERNEL_AUTO_VA ~0ull
|
| /linux/arch/x86/kernel/cpu/mce/ |
| H A D | threshold.c | 59 storm->banks[bank].history = ~0ull; in mce_inherit_storm()
|
| /linux/drivers/gpu/drm/xe/ |
| H A D | xe_gt_sriov_pf_debugfs.c | 123 if (val > (TYPE)~0ull) \ 481 if (val > (TYPE)~0ull) \ 540 if (val > (u32)~0ull) in set_threshold()
|
| /linux/tools/include/linux/ |
| H A D | bitfield.h | 70 __bf_cast_unsigned(_reg, ~0ull), \
|