Searched refs:triggered_crtc_reset (Results 1 – 5 of 5) sorted by relevance
286 struct crtc_trigger_info triggered_crtc_reset; member
6915 if (stream->triggered_crtc_reset.enabled) { in set_multisync_trigger_params()6916 master = stream->triggered_crtc_reset.event_source; in set_multisync_trigger_params()6917 stream->triggered_crtc_reset.event = in set_multisync_trigger_params()6920 stream->triggered_crtc_reset.delay = TRIGGER_DELAY_NEXT_PIXEL; in set_multisync_trigger_params()6930 if (stream_set[j] && stream_set[j]->triggered_crtc_reset.enabled) { in set_master_stream()6943 stream_set[j]->triggered_crtc_reset.event_source = stream_set[master_stream]; in set_master_stream()11489 new_stream->triggered_crtc_reset.enabled = in dm_update_crtc_state()13381 ->triggered_crtc_reset.enabled = in amdgpu_dm_trigger_timing_sync()
2786 &grouped_pipes[i]->stream->triggered_crtc_reset); in dce110_enable_per_frame_crtc_position_reset()
1611 !ctx->res_ctx.pipe_ctx[i].stream->triggered_crtc_reset.enabled) in enable_timing_multisync()1613 …if (ctx->res_ctx.pipe_ctx[i].stream == ctx->res_ctx.pipe_ctx[i].stream->triggered_crtc_reset.event… in enable_timing_multisync()
2638 &grouped_pipes[i]->stream->triggered_crtc_reset); in dcn10_enable_per_frame_crtc_position_reset()