Home
last modified time | relevance | path

Searched refs:sync_ctrl (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/dpll/zl3073x/
H A Dref.c83 ref->sync_ctrl = p_ref->sync_ctrl; in zl3073x_ref_state_fetch()
119 rc = zl3073x_read_u8(zldev, ZL_REG_REF_SYNC_CTRL, &ref->sync_ctrl); in zl3073x_ref_state_fetch()
187 if (!rc && dref->sync_ctrl != ref->sync_ctrl) in zl3073x_ref_state_set()
189 ref->sync_ctrl); in zl3073x_ref_state_set()
215 dref->sync_ctrl = ref->sync_ctrl; in zl3073x_ref_state_set()
H A Dref.h36 u8 sync_ctrl; member
H A Ddpll.c136 switch (FIELD_GET(ZL_REF_SYNC_CTRL_MODE, ref->sync_ctrl)) { in zl3073x_dpll_input_pin_esync_get()
183 ref.sync_ctrl &= ~ZL_REF_SYNC_CTRL_MODE; in zl3073x_dpll_input_pin_esync_set()
184 ref.sync_ctrl |= FIELD_PREP(ZL_REF_SYNC_CTRL_MODE, sync_mode); in zl3073x_dpll_input_pin_esync_set()
/linux/drivers/gpu/drm/bridge/imx/
H A Dimx8qxp-pixel-link.c36 u8 sync_ctrl; member
68 pl->sync_ctrl, true); in imx8qxp_pixel_link_enable_sync()
108 pl->sync_ctrl, false); in imx8qxp_pixel_link_disable_sync()
363 pl->sync_ctrl = IMX_SC_C_SYNC_CTRL0; in imx8qxp_pixel_link_bridge_probe()
368 pl->sync_ctrl = IMX_SC_C_SYNC_CTRL1; in imx8qxp_pixel_link_bridge_probe()
/linux/drivers/gpu/drm/tilcdc/
H A Dtilcdc_external.c27 .sync_ctrl = 1,
39 .sync_ctrl = 1,
H A Dtilcdc_drv.h147 uint32_t sync_ctrl; member
H A Dtilcdc_panel.c285 ret |= of_property_read_u32(info_np, "sync-ctrl", &info->sync_ctrl); in of_get_panel_info()
H A Dtilcdc_crtc.c406 if (info->sync_ctrl) in tilcdc_crtc_set_mode()
/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Dvenc.c85 u32 sync_ctrl; member
128 .sync_ctrl = 0x40,
173 .sync_ctrl = 0x8040,
324 venc_write_reg(VENC_SYNC_CTRL, config->sync_ctrl); in venc_write_config()
/linux/drivers/gpu/drm/omapdrm/dss/
H A Dvenc.c82 u32 sync_ctrl; member
125 .sync_ctrl = 0x40,
170 .sync_ctrl = 0x8040,
335 venc_write_reg(venc, VENC_SYNC_CTRL, config->sync_ctrl); in venc_write_config()