Home
last modified time | relevance | path

Searched refs:sdm_en (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/clk/meson/
H A Dclk-mpll.h17 struct parm sdm_en; member
H A Ds4-pll.c560 .sdm_en = {
613 .sdm_en = {
666 .sdm_en = {
719 .sdm_en = {
H A Dclk-mpll.c142 meson_parm_write(clk->map, &mpll->sdm_en, 1); in mpll_init()
H A Dgxbb.c819 .sdm_en = {
847 .sdm_en = {
898 .sdm_en = {
940 .sdm_en = {
H A Dmeson8b.c543 .sdm_en = {
592 .sdm_en = {
636 .sdm_en = {
H A Dg12a.c2332 .sdm_en = {
2385 .sdm_en = {
2438 .sdm_en = {
2491 .sdm_en = {
/linux/drivers/gpu/drm/sprd/
H A Dsprd_dsi.h71 u8 sdm_en; member
H A Dmegacores_pll.c73 pll->sdm_en = true; /* use fraction N PLL */ in dphy_calc_pll_param()
94 reg_val[3] = pll->vco_band | (pll->sdm_en << 1) | (pll->refin << 2); in dphy_set_pll_reg()
/linux/drivers/phy/rockchip/
H A Dphy-rockchip-samsung-hdptx.c341 u8 sdm_en; member
959 cfg->sdm_en = k > 0 ? 1 : 0; in rk_hdptx_phy_clk_pll_calc()
960 if (cfg->sdm_en) { in rk_hdptx_phy_clk_pll_calc()
998 dev_dbg(hdptx->dev, "%s rate=%llu mdiv=%u sdiv=%u sdm_en=%u k_sign=%u k=%u lc=%u\n", in rk_hdptx_ropll_tmds_cmn_config()
1000 cfg->sdm_en, cfg->sdm_num_sign, cfg->sdm_num, cfg->sdm_deno); in rk_hdptx_ropll_tmds_cmn_config()
1014 FIELD_PREP(ROPLL_SDM_EN_MASK, cfg->sdm_en)); in rk_hdptx_ropll_tmds_cmn_config()
1015 if (!cfg->sdm_en) in rk_hdptx_ropll_tmds_cmn_config()