Home
last modified time | relevance | path

Searched refs:scheduling_context (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/net/ethernet/mellanox/mlx5/core/
H A Dqos.c29 u32 sched_ctx[MLX5_ST_SZ_DW(scheduling_context)] = {0}; in mlx5_qos_create_leaf_node()
36 MLX5_SET(scheduling_context, sched_ctx, parent_element_id, parent_id); in mlx5_qos_create_leaf_node()
37 MLX5_SET(scheduling_context, sched_ctx, element_type, in mlx5_qos_create_leaf_node()
39 MLX5_SET(scheduling_context, sched_ctx, bw_share, bw_share); in mlx5_qos_create_leaf_node()
40 MLX5_SET(scheduling_context, sched_ctx, max_average_bw, max_avg_bw); in mlx5_qos_create_leaf_node()
49 u32 sched_ctx[MLX5_ST_SZ_DW(scheduling_context)] = {0}; in mlx5_qos_create_inner_node()
60 MLX5_SET(scheduling_context, sched_ctx, parent_element_id, parent_id); in mlx5_qos_create_inner_node()
61 MLX5_SET(scheduling_context, sched_ctx, element_type, in mlx5_qos_create_inner_node()
63 MLX5_SET(scheduling_context, sched_ctx, bw_share, bw_share); in mlx5_qos_create_inner_node()
64 MLX5_SET(scheduling_context, sched_ctx, max_average_bw, max_avg_bw); in mlx5_qos_create_inner_node()
[all …]
H A Drl.c109 scheduling_context); in mlx5_create_scheduling_element_cmd()
114 memcpy(schedc, ctx, MLX5_ST_SZ_BYTES(scheduling_context)); in mlx5_create_scheduling_element_cmd()
133 scheduling_context); in mlx5_modify_scheduling_element_cmd()
142 memcpy(schedc, ctx, MLX5_ST_SZ_BYTES(scheduling_context)); in mlx5_modify_scheduling_element_cmd()
/linux/tools/verification/models/sched/
H A Dsco.dot4 {node [shape = plaintext] "scheduling_context"};
9 "scheduling_context" [label = "scheduling_context"];
10 "scheduling_context" -> "thread_context" [ label = "schedule_exit" ];
12 "thread_context" -> "scheduling_context" [ label = "schedule_entry" ];
/linux/drivers/net/ethernet/mellanox/mlx5/core/esw/
H A Dqos.c260 u32 sched_ctx[MLX5_ST_SZ_DW(scheduling_context)] = {}; in esw_qos_sched_elem_config()
276 MLX5_SET(scheduling_context, sched_ctx, max_average_bw, max_rate); in esw_qos_sched_elem_config()
280 MLX5_SET(scheduling_context, sched_ctx, bw_share, bw_share); in esw_qos_sched_elem_config()
309 u32 sched_ctx[MLX5_ST_SZ_DW(scheduling_context)] = {}; in esw_qos_create_rate_limit_element()
317 MLX5_SET(scheduling_context, sched_ctx, max_average_bw, node->max_rate); in esw_qos_create_rate_limit_element()
318 MLX5_SET(scheduling_context, sched_ctx, element_type, in esw_qos_create_rate_limit_element()
430 u32 tsar_ctx[MLX5_ST_SZ_DW(scheduling_context)] = {}; in esw_qos_create_node_sched_elem()
441 MLX5_SET(scheduling_context, tsar_ctx, element_type, in esw_qos_create_node_sched_elem()
443 MLX5_SET(scheduling_context, tsar_ctx, parent_element_id, in esw_qos_create_node_sched_elem()
445 MLX5_SET(scheduling_context, tsar_ctx, max_average_bw, max_rate); in esw_qos_create_node_sched_elem()
[all …]
/linux/Documentation/trace/rv/
H A Dmonitor_sched.rst62 scheduling_context -+
/linux/include/linux/mlx5/
H A Dmlx5_ifc.h5811 struct mlx5_ifc_scheduling_context_bits scheduling_context; member
7931 struct mlx5_ifc_scheduling_context_bits scheduling_context; member
9330 struct mlx5_ifc_scheduling_context_bits scheduling_context; member