Home
last modified time | relevance | path

Searched refs:regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7187 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX 2 macro
H A Ddpcs_4_2_0_offset.h105 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX 2 macro
[all...]
H A Ddpcs_4_2_3_offset.h109 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX 2 macro
[all...]
H A Ddpcs_4_2_2_offset.h92 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX 2 macro
[all...]
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_5_offset.h12309 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX global() macro
[all...]
H A Ddcn_3_5_0_offset.h10452 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX global() macro
[all...]
H A Ddcn_3_6_0_offset.h12529 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX global() macro
[all...]
H A Ddcn_3_1_2_offset.h12444 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX global() macro
[all...]
H A Ddcn_3_1_4_offset.h11553 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX global() macro
[all...]
H A Ddcn_3_5_1_offset.h10431 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX global() macro
[all...]
H A Ddcn_3_1_6_offset.h13040 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX global() macro
[all...]