Home
last modified time | relevance | path

Searched refs:regDCIO_BL_PWM_FRAME_START_DISP_SEL (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/ !
H A Ddpcs_3_1_4_offset.h6260 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddpcs_4_2_2_offset.h597 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddpcs_4_2_0_offset.h600 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddpcs_4_2_3_offset.h633 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/ !
H A Ddcn_3_2_1_offset.h10968 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddcn_3_6_0_offset.h11888 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddcn_3_5_0_offset.h9807 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddcn_3_1_4_offset.h10918 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddcn_3_5_1_offset.h9786 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddcn_3_1_2_offset.h11809 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddcn_3_2_0_offset.h10959 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddcn_3_1_5_offset.h11554 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddcn_4_1_0_offset.h11247 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro
H A Ddcn_3_1_6_offset.h12045 #define regDCIO_BL_PWM_FRAME_START_DISP_SEL macro