Home
last modified time | relevance | path

Searched refs:rd_enable (Results 1 – 25 of 30) sorted by relevance

12

/linux/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_6_5_qcm2290.h112 {.rd_enable = 1, .wr_enable = 1},
113 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_3_sm6115.h119 {.rd_enable = 1, .wr_enable = 1},
120 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_9_sm6375.h128 {.rd_enable = 1, .wr_enable = 1},
129 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_1_15_msm8917.h150 {.rd_enable = 1, .wr_enable = 1},
151 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_1_14_msm8937.h171 {.rd_enable = 1, .wr_enable = 1},
172 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_2_sc7180.h183 {.rd_enable = 1, .wr_enable = 1},
184 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_1_16_msm8953.h178 {.rd_enable = 1, .wr_enable = 1},
179 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_4_sm6125.h189 {.rd_enable = 1, .wr_enable = 1},
190 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_4_sm6350.h199 {.rd_enable = 1, .wr_enable = 1},
200 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_3_sm6150.h218 {.rd_enable = 1, .wr_enable = 1},
219 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_1_7_msm8996.h292 {.rd_enable = 1, .wr_enable = 1},
293 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_2_sm7150.h277 {.rd_enable = 1, .wr_enable = 1},
278 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_4_0_sdm845.h297 {.rd_enable = 1, .wr_enable = 1},
298 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_0_sm8150.h349 {.rd_enable = 1, .wr_enable = 1},
350 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_0_sm8250.h348 {.rd_enable = 1, .wr_enable = 1},
349 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_7_0_sm8350.h360 {.rd_enable = 1, .wr_enable = 1},
361 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_9_0_sm8550.h368 {.rd_enable = 1, .wr_enable = 1},
369 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_9_1_sar2130p.h368 {.rd_enable = 0, .wr_enable = 0},
369 {.rd_enable = 0, .wr_enable = 0}
H A Ddpu_5_1_sc8180x.h373 {.rd_enable = 1, .wr_enable = 1},
374 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_10_0_sm8650.h411 {.rd_enable = 1, .wr_enable = 1},
412 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_8_1_sm8450.h373 {.rd_enable = 1, .wr_enable = 1},
374 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_8_0_sc8280xp.h391 {.rd_enable = 1, .wr_enable = 1},
392 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_8_4_sa8775p.h413 {.rd_enable = 1, .wr_enable = 1},
414 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_9_2_x1e80100.h409 {.rd_enable = 1, .wr_enable = 1},
410 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_12_0_sm8750.h452 {.rd_enable = 1, .wr_enable = 1},
453 {.rd_enable = 1, .wr_enable = 0}

12