Home
last modified time | relevance | path

Searched refs:phyd32clk (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn31/
H A Ddcn31_dccg.c177 enum phyd32clk_clock_source phyd32clk) in dccg31_enable_symclk32_se() argument
181 phyd32clk = get_phy_mux_symclk(dccg_dcn, phyd32clk); in dccg31_enable_symclk32_se()
191 SYMCLK32_SE0_SRC_SEL, phyd32clk, in dccg31_enable_symclk32_se()
200 SYMCLK32_SE1_SRC_SEL, phyd32clk, in dccg31_enable_symclk32_se()
209 SYMCLK32_SE2_SRC_SEL, phyd32clk, in dccg31_enable_symclk32_se()
218 SYMCLK32_SE3_SRC_SEL, phyd32clk, in dccg31_enable_symclk32_se()
280 enum phyd32clk_clock_source phyd32clk) in dccg31_enable_symclk32_le() argument
284 phyd32clk = get_phy_mux_symclk(dccg_dcn, phyd32clk); in dccg31_enable_symclk32_le()
290 SYMCLK32_LE0_SRC_SEL, phyd32clk, in dccg31_enable_symclk32_le()
295 SYMCLK32_LE1_SRC_SEL, phyd32clk, in dccg31_enable_symclk32_le()
H A Ddcn31_dccg.h176 enum phyd32clk_clock_source phyd32clk);
185 enum phyd32clk_clock_source phyd32clk);
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn401/
H A Ddcn401_dccg.c385 enum phyd32clk_clock_source phyd32clk) in dccg401_enable_symclk32_le() argument
397 SYMCLK32_LE0_SRC_SEL, phyd32clk, in dccg401_enable_symclk32_le()
406 SYMCLK32_LE1_SRC_SEL, phyd32clk, in dccg401_enable_symclk32_le()
415 SYMCLK32_LE2_SRC_SEL, phyd32clk, in dccg401_enable_symclk32_le()
424 SYMCLK32_LE3_SRC_SEL, phyd32clk, in dccg401_enable_symclk32_le()
H A Ddcn401_dccg.h207 enum phyd32clk_clock_source phyd32clk);
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Ddccg.h245 enum phyd32clk_clock_source phyd32clk);
254 enum phyd32clk_clock_source phyd32clk);
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn35/
H A Ddcn35_dccg.c2207 enum phyd32clk_clock_source phyd32clk) in dccg35_enable_symclk32_se_cb() argument
2209 dccg35_enable_symclk32_se_new(dccg, inst, (enum symclk32_se_clk_source)phyd32clk); in dccg35_enable_symclk32_se_cb()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c920 enum phyd32clk_clock_source *phyd32clk, in dcn401_enable_stream_calc() argument
933 *phyd32clk = get_phyd32clk_src(pipe_ctx->stream->link); in dcn401_enable_stream_calc()
963 enum phyd32clk_clock_source phyd32clk = PHYD32CLKA; in dcn401_enable_stream() local
973 dcn401_enable_stream_calc(pipe_ctx, &dp_hpo_inst, &phyd32clk, in dcn401_enable_stream()
982 dccg->funcs->enable_symclk32_se(dccg, dp_hpo_inst, phyd32clk); in dcn401_enable_stream()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c3020 enum phyd32clk_clock_source phyd32clk; in dcn20_enable_stream() local
3039 phyd32clk = get_phyd32clk_src(link); in dcn20_enable_stream()
3043 dccg->funcs->enable_symclk32_se(dccg, dp_hpo_inst, phyd32clk); in dcn20_enable_stream()