Home
last modified time | relevance | path

Searched refs:pfit_control (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/i915/display/
H A Dintel_pfit.c343 u32 *pfit_control) in i965_scale_aspect() argument
354 *pfit_control |= PFIT_ENABLE | in i965_scale_aspect()
357 *pfit_control |= PFIT_ENABLE | in i965_scale_aspect()
360 *pfit_control |= PFIT_ENABLE | PFIT_SCALING_AUTO; in i965_scale_aspect()
364 u32 *pfit_control, u32 *pfit_pgm_ratios, in i9xx_scale_aspect() argument
390 *pfit_control |= (PFIT_ENABLE | in i9xx_scale_aspect()
405 *pfit_control |= (PFIT_ENABLE | in i9xx_scale_aspect()
411 *pfit_control |= (PFIT_ENABLE | in i9xx_scale_aspect()
456 u32 pfit_control = 0, pfit_pgm_ratios = 0, border = 0; in gmch_panel_fitting() local
498 i965_scale_aspect(crtc_state, &pfit_control); in gmch_panel_fitting()
[all …]
/linux/drivers/gpu/drm/gma500/
H A Dcdv_intel_lvds.c268 u32 pfit_control; in cdv_intel_lvds_mode_set() local
283 pfit_control = (PFIT_ENABLE | VERT_AUTO_SCALE | in cdv_intel_lvds_mode_set()
287 pfit_control = 0; in cdv_intel_lvds_mode_set()
289 pfit_control |= gma_crtc->pipe << PFIT_PIPE_SHIFT; in cdv_intel_lvds_mode_set()
292 pfit_control |= PANEL_8TO6_DITHER_ENABLE; in cdv_intel_lvds_mode_set()
294 REG_WRITE(PFIT_CONTROL, pfit_control); in cdv_intel_lvds_mode_set()
H A Dpsb_intel_lvds.c462 u32 pfit_control; in psb_intel_lvds_mode_set() local
477 pfit_control = (PFIT_ENABLE | VERT_AUTO_SCALE | in psb_intel_lvds_mode_set()
481 pfit_control = 0; in psb_intel_lvds_mode_set()
484 pfit_control |= PANEL_8TO6_DITHER_ENABLE; in psb_intel_lvds_mode_set()
486 REG_WRITE(PFIT_CONTROL, pfit_control); in psb_intel_lvds_mode_set()
H A Doaktrail_crtc.c350 u32 pfit_control; in oaktrail_panel_fitter_pipe() local
352 pfit_control = REG_READ(PFIT_CONTROL); in oaktrail_panel_fitter_pipe()
355 if ((pfit_control & PFIT_ENABLE) == 0) in oaktrail_panel_fitter_pipe()
357 return (pfit_control >> 29) & 3; in oaktrail_panel_fitter_pipe()
H A Dpsb_intel_display.c83 u32 pfit_control; in psb_intel_panel_fitter_pipe() local
85 pfit_control = REG_READ(PFIT_CONTROL); in psb_intel_panel_fitter_pipe()
88 if ((pfit_control & PFIT_ENABLE) == 0) in psb_intel_panel_fitter_pipe()
H A Dcdv_intel_display.c562 u32 pfit_control; in cdv_intel_panel_fitter_pipe() local
564 pfit_control = REG_READ(PFIT_CONTROL); in cdv_intel_panel_fitter_pipe()
567 if ((pfit_control & PFIT_ENABLE) == 0) in cdv_intel_panel_fitter_pipe()
569 return (pfit_control >> 29) & 0x3; in cdv_intel_panel_fitter_pipe()
H A Dcdv_intel_dp.c1088 uint32_t pfit_control; in cdv_intel_dp_mode_set() local
1093 pfit_control = PFIT_ENABLE; in cdv_intel_dp_mode_set()
1095 pfit_control = 0; in cdv_intel_dp_mode_set()
1097 pfit_control |= gma_crtc->pipe << PFIT_PIPE_SHIFT; in cdv_intel_dp_mode_set()
1099 REG_WRITE(PFIT_CONTROL, pfit_control); in cdv_intel_dp_mode_set()