Home
last modified time | relevance | path

Searched refs:p_clk (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/clk/hisilicon/
H A Dclk-hix5hd2.c260 struct hix5hd2_clk_complex *p_clk; in hix5hd2_clk_register_complex() local
264 p_clk = kzalloc(sizeof(*p_clk), GFP_KERNEL); in hix5hd2_clk_register_complex()
265 if (!p_clk) in hix5hd2_clk_register_complex()
279 p_clk->ctrl_reg = base + clks[i].ctrl_reg; in hix5hd2_clk_register_complex()
280 p_clk->ctrl_clk_mask = clks[i].ctrl_clk_mask; in hix5hd2_clk_register_complex()
281 p_clk->ctrl_rst_mask = clks[i].ctrl_rst_mask; in hix5hd2_clk_register_complex()
282 p_clk->phy_reg = base + clks[i].phy_reg; in hix5hd2_clk_register_complex()
283 p_clk->phy_clk_mask = clks[i].phy_clk_mask; in hix5hd2_clk_register_complex()
284 p_clk in hix5hd2_clk_register_complex()
[all...]
H A Dclk-hi3559a.c458 struct hi3559av100_clk_pll *p_clk = NULL; in hisi_clk_register_pll() local
463 p_clk = devm_kcalloc(dev, nums, sizeof(*p_clk), GFP_KERNEL); in hisi_clk_register_pll()
464 if (!p_clk) in hisi_clk_register_pll()
475 p_clk->ctrl_reg1 = base + clks[i].ctrl_reg1; in hisi_clk_register_pll()
476 p_clk->frac_shift = clks[i].frac_shift; in hisi_clk_register_pll()
477 p_clk->frac_width = clks[i].frac_width; in hisi_clk_register_pll()
478 p_clk->postdiv1_shift = clks[i].postdiv1_shift; in hisi_clk_register_pll()
479 p_clk->postdiv1_width = clks[i].postdiv1_width; in hisi_clk_register_pll()
480 p_clk in hisi_clk_register_pll()
[all...]
/linux/drivers/media/platform/cadence/
H A Dcdns-csi2rx.c128 struct clk *p_clk; member
307 ret = clk_prepare_enable(csi2rx->p_clk); in csi2rx_start()
397 clk_disable_unprepare(csi2rx->p_clk); in csi2rx_start()
414 clk_disable_unprepare(csi2rx->p_clk); in csi2rx_start()
425 clk_prepare_enable(csi2rx->p_clk); in csi2rx_stop()
449 clk_disable_unprepare(csi2rx->p_clk); in csi2rx_stop()
649 csi2rx->p_clk = devm_clk_get(&pdev->dev, "p_clk"); in csi2rx_get_resources()
650 if (IS_ERR(csi2rx->p_clk)) { in csi2rx_get_resources()
652 return PTR_ERR(csi2rx->p_clk); in csi2rx_get_resources()
[all...]
H A Dcdns-csi2tx.c107 struct clk *p_clk; member
444 csi2tx->p_clk = devm_clk_get(&pdev->dev, "p_clk"); in csi2tx_get_resources()
445 if (IS_ERR(csi2tx->p_clk)) { in csi2tx_get_resources()
446 dev_err(&pdev->dev, "Couldn't get p_clk\n"); in csi2tx_get_resources()
447 return PTR_ERR(csi2tx->p_clk); in csi2tx_get_resources()
456 ret = clk_prepare_enable(csi2tx->p_clk); in csi2tx_get_resources()
458 dev_err(&pdev->dev, "Couldn't prepare and enable p_clk\n"); in csi2tx_get_resources()
463 clk_disable_unprepare(csi2tx->p_clk); in csi2tx_get_resources()
/linux/Documentation/devicetree/bindings/media/
H A Dcdns,csi2tx.txt14 * p_clk: register bank clock
49 clock-names = "p_clk", "esc_clk",
/linux/arch/arm64/boot/dts/ti/
H A Dk3-j722s-main.dtsi173 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
226 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
279 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
H A Dk3-j784s4-j742s2-main-common.dtsi824 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
877 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
929 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
H A Dk3-j721s2-main.dtsi1253 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
1306 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
H A Dk3-am62p-j722s-common-main.dtsi1050 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
H A Dk3-am62-main.dtsi1036 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
H A Dk3-am62a-main.dtsi1059 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
H A Dk3-j721e-main.dtsi613 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
666 clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
/linux/arch/riscv/boot/dts/starfive/
H A Djh7110.dtsi1131 clock-names = "sys_clk", "p_clk",