Home
last modified time | relevance | path

Searched refs:num_active_pipes (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_utils.c389 unsigned int num_active_pipes = 0; in dml2_core_util_get_num_active_pipes() local
392 …num_active_pipes = num_active_pipes + (unsigned int)cfg_support_info->plane_support_info[k].dpps_u… in dml2_core_util_get_num_active_pipes()
396 DML_LOG_VERBOSE("DML::%s: num_active_pipes = %d\n", __func__, num_active_pipes); in dml2_core_util_get_num_active_pipes()
398 return num_active_pipes; in dml2_core_util_get_num_active_pipes()
H A Ddml2_core_dcn4_calcs.c207 unsigned int num_active_pipes = 0; in dml_get_num_active_pipes() local
210 …num_active_pipes = num_active_pipes + (unsigned int)cfg_support_info->plane_support_info[k].dpps_u… in dml_get_num_active_pipes()
213 DML_LOG_VERBOSE("DML::%s: num_active_pipes = %d\n", __func__, num_active_pipes); in dml_get_num_active_pipes()
214 return num_active_pipes; in dml_get_num_active_pipes()
10418 …mode_lib->mp.num_active_pipes = dml_get_num_active_pipes(display_cfg->num_planes, cfg_support_info… in dml_core_mode_programming()
10487 DML_LOG_VERBOSE("DML::%s: num_active_pipes = %u\n", __func__, mode_lib->mp.num_active_pipes); in dml_core_mode_programming()
10505 for (k = 0; k < mode_lib->mp.num_active_pipes; ++k) { in dml_core_mode_programming()
12457 l->num_active_pipes = mode_lib->mp.num_active_pipes; in rq_dlg_get_dlg_reg()
12467 for (unsigned int i = 0; i < l->num_active_pipes; i++) { in rq_dlg_get_dlg_reg()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddisplay_mode_util.c745 dml_uint_t num_active_pipes = 0; in dml_get_num_active_pipes() local
748 num_active_pipes = num_active_pipes + display_cfg->hw.DPPPerSurface[j]; in dml_get_num_active_pipes()
752 dml_print("DML::%s: num_active_pipes = %d\n", __func__, num_active_pipes); in dml_get_num_active_pipes()
754 return num_active_pipes; in dml_get_num_active_pipes()
H A Ddml_display_rq_dlg_calc.c293 dml_uint_t num_active_pipes = dml_get_num_active_pipes(&mode_lib->ms.cache_display_cfg); in dml_rq_dlg_get_dlg_reg() local
298 for (dml_uint_t i = 0; i < num_active_pipes; i++) { in dml_rq_dlg_get_dlg_reg()
H A Ddisplay_mode_core_structs.h1137 dml_uint_t num_active_pipes; member
H A Ddisplay_mode_core.c8315 mode_lib->mp.num_active_pipes = dml_get_num_active_pipes(&mode_lib->ms.cache_display_cfg); in dml_core_mode_programming()
8321 dml_print("DML::%s: num_active_pipes = %u\n", __func__, mode_lib->mp.num_active_pipes); in dml_core_mode_programming()
/linux/drivers/gpu/drm/i915/display/
H A Dintel_cdclk.c2685 unsigned int cdclk = 0; u8 voltage_level, num_active_pipes = 0; in intel_cdclk_pcode_pre_notify() local
2717 num_active_pipes = dg2_power_well_count(display, new_cdclk_state); in intel_cdclk_pcode_pre_notify()
2719 intel_pcode_notify(display, voltage_level, num_active_pipes, cdclk, in intel_cdclk_pcode_pre_notify()
2730 unsigned int cdclk = 0; u8 voltage_level, num_active_pipes = 0; in intel_cdclk_pcode_post_notify() local
2754 num_active_pipes = dg2_power_well_count(display, new_cdclk_state); in intel_cdclk_pcode_post_notify()
2756 intel_pcode_notify(display, voltage_level, num_active_pipes, cdclk, in intel_cdclk_pcode_post_notify()
/linux/drivers/gpu/drm/amd/display/dc/basics/
H A Ddce_calcs.c3013 int i, num_active_pipes = 0; in all_displays_in_sync() local
3019 active_pipes[num_active_pipes++] = &pipe[i]; in all_displays_in_sync()
3022 if (!num_active_pipes) in all_displays_in_sync()
3025 for (i = 1; i < num_active_pipes; ++i) { in all_displays_in_sync()