Home
last modified time | relevance | path

Searched refs:mmCP_HQD_CTX_SAVE_BASE_ADDR_LO (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_d.h676 #define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO 0x3270 macro
H A Dgfx_8_0_d.h676 #define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO 0x3270 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2909 #define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO 0x1270 macro
H A Dgc_9_2_1_offset.h3093 #define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO 0x1270 macro
H A Dgc_9_1_offset.h3137 #define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO 0x1270 macro
H A Dgc_10_1_0_offset.h5393 #define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO 0x1fd4 macro
[all...]
H A Dgc_10_3_0_offset.h5026 #define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO 0x1fd4 macro
[all...]
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v8_0.c4518 mqd->cp_hqd_ctx_save_base_addr_lo = RREG32(mmCP_HQD_CTX_SAVE_BASE_ADDR_LO); in gfx_v8_0_mqd_init()
H A Dgfx_v9_0.c286 SOC15_REG_ENTRY_STR(GC, 0, mmCP_HQD_CTX_SAVE_BASE_ADDR_LO),