Home
last modified time | relevance | path

Searched refs:min_clock_for_latency_phase (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_top/
H A Ddml2_top_soc15.c872 memset(&l->min_clock_for_latency_phase, 0, sizeof(struct optimization_phase_params)); in dml2_top_soc15_build_mode_programming()
873 l->min_clock_for_latency_phase.dml = dml; in dml2_top_soc15_build_mode_programming()
874 l->min_clock_for_latency_phase.display_config = &l->base_display_config_with_meta; in dml2_top_soc15_build_mode_programming()
875 …l->min_clock_for_latency_phase.init_function = dml2_top_optimization_init_function_min_clk_for_lat… in dml2_top_soc15_build_mode_programming()
876 …l->min_clock_for_latency_phase.test_function = dml2_top_optimization_test_function_min_clk_for_lat… in dml2_top_soc15_build_mode_programming()
877 …l->min_clock_for_latency_phase.optimize_function = dml2_top_optimization_optimize_function_min_clk… in dml2_top_soc15_build_mode_programming()
878 l->min_clock_for_latency_phase.optimized_display_config = &l->optimized_display_config_with_meta; in dml2_top_soc15_build_mode_programming()
879 l->min_clock_for_latency_phase.all_or_nothing = false; in dml2_top_soc15_build_mode_programming()
881 …ation_perform_optimization_phase_1(&l->optimization_phase_locals, &l->min_clock_for_latency_phase); in dml2_top_soc15_build_mode_programming()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/inc/
H A Ddml2_internal_shared_types.h936 struct optimization_phase_params min_clock_for_latency_phase; member