Home
last modified time | relevance | path

Searched refs:mca_msr_reg (Results 1 – 4 of 4) sorted by relevance

/linux/arch/x86/kernel/cpu/mce/
H A Dcore.c361 if (msr == mca_msr_reg(bank, MCA_STATUS)) in msr_to_offset()
363 if (msr == mca_msr_reg(bank, MCA_ADDR)) in msr_to_offset()
365 if (msr == mca_msr_reg(bank, MCA_MISC)) in msr_to_offset()
688 m->misc = mce_rdmsrq(mca_msr_reg(i, MCA_MISC)); in mce_read_aux()
694 m->addr = mce_rdmsrq(mca_msr_reg(i, MCA_ADDR)); in mce_read_aux()
798 mce_wrmsrq(mca_msr_reg(m->bank, MCA_STATUS), 0); in clear_bank()
840 m->status = mce_rdmsrq(mca_msr_reg(i, MCA_STATUS)); in machine_check_poll()
998 m->status = mce_rdmsrq(mca_msr_reg(i, MCA_STATUS)); in mce_no_way_out()
1317 mce_wrmsrq(mca_msr_reg(i, MCA_STATUS), 0); in mce_clear_state()
1378 m->status = mce_rdmsrq(mca_msr_reg(i, MCA_STATUS)); in __mc_scan_banks()
[all …]
H A Dinject.c751 wrmsrq_safe(mca_msr_reg(bank, MCA_STATUS), status); in check_hw_inj_possible()
752 rdmsrq_safe(mca_msr_reg(bank, MCA_STATUS), &status); in check_hw_inj_possible()
753 wrmsrq_safe(mca_msr_reg(bank, MCA_STATUS), 0); in check_hw_inj_possible()
H A Damd.c552 addr = mca_msr_reg(bank, MCA_MISC); in get_block_address()
891 mce_wrmsrq(mca_msr_reg(m->bank, MCA_STATUS), 0); in amd_clear_bank()
1170 err = allocate_threshold_blocks(cpu, b, bank, 0, mca_msr_reg(bank, MCA_MISC)); in threshold_create_bank()
H A Dinternal.h330 static __always_inline u32 mca_msr_reg(int bank, enum mca_msr reg) in mca_msr_reg() function