Home
last modified time | relevance | path

Searched refs:lt_settings (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dp_training_8b_10b.c117 struct link_training_settings *lt_settings) in decide_8b_10b_training_settings() argument
119 memset(lt_settings, '\0', sizeof(struct link_training_settings)); in decide_8b_10b_training_settings()
122 lt_settings->link_settings.use_link_rate_set = link_setting->use_link_rate_set; in decide_8b_10b_training_settings()
123 lt_settings->link_settings.link_rate_set = link_setting->link_rate_set; in decide_8b_10b_training_settings()
124 lt_settings->link_settings.link_rate = link_setting->link_rate; in decide_8b_10b_training_settings()
125 lt_settings->link_settings.lane_count = link_setting->lane_count; in decide_8b_10b_training_settings()
133 lt_settings->link_settings.link_spread = link->dp_ss_off ? in decide_8b_10b_training_settings()
135 lt_settings->eq_pattern_time = get_eq_training_aux_rd_interval(link, link_setting); in decide_8b_10b_training_settings()
136 lt_settings->pattern_for_cr = decide_cr_training_pattern(link_setting); in decide_8b_10b_training_settings()
137 lt_settings->pattern_for_eq = decide_eq_training_pattern(link, link_res, link_setting); in decide_8b_10b_training_settings()
[all …]
H A Dlink_dp_training_128b_132b.c74 struct link_training_settings *lt_settings) in dp_perform_128b_132b_channel_eq_done_sequence() argument
86 dp_set_hw_training_pattern(link, link_res, lt_settings->pattern_for_cr, DPRX); in dp_perform_128b_132b_channel_eq_done_sequence()
89 dpcd_set_training_pattern(link, lt_settings->pattern_for_cr); in dp_perform_128b_132b_channel_eq_done_sequence()
93 dp_get_lane_status_and_lane_adjust(link, lt_settings, dpcd_lane_status, in dp_perform_128b_132b_channel_eq_done_sequence()
95 dp_decide_lane_settings(lt_settings, dpcd_lane_adjust, in dp_perform_128b_132b_channel_eq_done_sequence()
96 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dp_perform_128b_132b_channel_eq_done_sequence()
97 dp_set_hw_lane_settings(link, link_res, lt_settings, DPRX); in dp_perform_128b_132b_channel_eq_done_sequence()
98 dp_set_hw_training_pattern(link, link_res, lt_settings->pattern_for_eq, DPRX); in dp_perform_128b_132b_channel_eq_done_sequence()
104 dpcd_set_lt_pattern_and_lane_settings(link, lt_settings, in dp_perform_128b_132b_channel_eq_done_sequence()
105 lt_settings->pattern_for_eq, DPRX); in dp_perform_128b_132b_channel_eq_done_sequence()
[all …]
H A Dlink_dp_training_dpia.c101 struct link_training_settings *lt_settings) in dpia_configure_link() argument
109 lt_settings->lttpr_mode); in dpia_configure_link()
115 lt_settings); in dpia_configure_link()
117 dp_get_lttpr_mode_override(link, &lt_settings->lttpr_mode); in dpia_configure_link()
119 status = dpcd_configure_channel_coding(link, lt_settings); in dpia_configure_link()
124 status = dpcd_configure_lttpr_mode(link, lt_settings); in dpia_configure_link()
129 status = dpcd_set_link_settings(link, lt_settings); in dpia_configure_link()
173 struct link_training_settings *lt_settings) in dpia_build_set_config_data() argument
181 data.set_link.mode = lt_settings->lttpr_mode == LTTPR_MODE_NON_TRANSPARENT ? 1 : 0; in dpia_build_set_config_data()
187 data.set_vspe.swing = lt_settings->hw_lane_settings[0].VOLTAGE_SWING; in dpia_build_set_config_data()
[all …]
H A Dlink_dp_training.c60 const struct link_training_settings *lt_settings, in dp_log_training_result() argument
67 switch (lt_settings->link_settings.link_rate) { in dp_log_training_result()
152 switch (lt_settings->link_settings.link_spread) { in dp_log_training_result()
172 lt_settings->link_settings.lane_count, in dp_log_training_result()
174 lt_settings->hw_lane_settings[0].VOLTAGE_SWING, in dp_log_training_result()
175 lt_settings->hw_lane_settings[0].PRE_EMPHASIS, in dp_log_training_result()
302 static void maximize_lane_settings(const struct link_training_settings *lt_settings, in maximize_lane_settings() argument
313 for (lane = 1; lane < lt_settings->link_settings.lane_count; lane++) { in maximize_lane_settings()
355 const struct link_training_settings *lt_settings, in dp_hw_to_dpcd_lane_settings() argument
362 if (link_dp_get_encoding_format(&lt_settings->link_settings) == in dp_hw_to_dpcd_lane_settings()
[all …]
H A Dlink_dp_training_auxless.c38 struct link_training_settings lt_settings = {0}; in dp_perform_link_training_skip_aux() local
44 &lt_settings); in dp_perform_link_training_skip_aux()
48 &lt_settings); in dp_perform_link_training_skip_aux()
53 dp_set_hw_training_pattern(link, link_res, lt_settings.pattern_for_cr, DPRX); in dp_perform_link_training_skip_aux()
56 dp_set_hw_lane_settings(link, link_res, &lt_settings, DPRX); in dp_perform_link_training_skip_aux()
59 dp_wait_for_training_aux_rd_interval(link, lt_settings.cr_pattern_time); in dp_perform_link_training_skip_aux()
64 dp_set_hw_training_pattern(link, link_res, lt_settings.pattern_for_eq, DPRX); in dp_perform_link_training_skip_aux()
67 dp_set_hw_lane_settings(link, link_res, &lt_settings, DPRX); in dp_perform_link_training_skip_aux()
70 dp_wait_for_training_aux_rd_interval(link, lt_settings.eq_pattern_time); in dp_perform_link_training_skip_aux()
77 dp_log_training_result(link, &lt_settings, LINK_TRAINING_SUCCESS); in dp_perform_link_training_skip_aux()
H A Dlink_dp_training.h71 const struct link_training_settings *lt_settings);
75 const struct link_training_settings *lt_settings,
90 struct link_training_settings *lt_settings);
96 struct link_training_settings *lt_settings);
102 struct link_training_settings *lt_settings,
109 struct link_training_settings *lt_settings);
112 const struct link_training_settings *lt_settings,
133 struct link_training_settings *lt_settings);
149 bool is_repeater(const struct link_training_settings *lt_settings, uint32_t offset);
152 const struct link_training_settings *lt_settings);
[all …]
H A Dlink_dp_training_8b_10b.h40 struct link_training_settings *lt_settings);
45 struct link_training_settings *lt_settings,
51 struct link_training_settings *lt_settings,
60 struct link_training_settings *lt_settings);
H A Dlink_dp_phy.c125 struct link_training_settings *lt_settings) in dp_set_drive_settings() argument
128 dp_set_hw_lane_settings(link, link_res, lt_settings, DPRX); in dp_set_drive_settings()
130 dp_hw_to_dpcd_lane_settings(lt_settings, in dp_set_drive_settings()
131 lt_settings->hw_lane_settings, in dp_set_drive_settings()
132 lt_settings->dpcd_lane_settings); in dp_set_drive_settings()
135 dpcd_set_lane_settings(link, lt_settings, DPRX); in dp_set_drive_settings()
H A Dlink_dp_training_dpia.h46 struct link_training_settings *lt_settings,
51 const struct link_training_settings *lt_settings,
56 const struct link_training_settings *lt_settings,
H A Dlink_dp_training_128b_132b.h34 struct link_training_settings *lt_settings);
39 struct link_training_settings *lt_settings);
H A Dlink_dp_training_fixed_vs_pe_retimer.h34 struct link_training_settings *lt_settings);
H A Dlink_dp_phy.h50 struct link_training_settings *lt_settings);
H A Dlink_dp_capability.h75 struct link_training_settings *lt_settings);
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc.h2347 struct link_training_settings *lt_settings,