Home
last modified time | relevance | path

Searched refs:idxmsk64 (Results 1 – 4 of 4) sorted by relevance

/linux/arch/x86/events/intel/
H A Dcore.c4241 c2->idxmsk64 &= event->hw.dyn_constraint; in intel_get_event_constraints()
4242 c2->weight = hweight64(c2->idxmsk64); in intel_get_event_constraints()
5196 if (c->idxmsk64 & (1U << 2)) in hsw_get_event_constraints()
5235 if (c->idxmsk64 & BIT_ULL(0)) in glc_get_event_constraints()
5295 c->idxmsk64 &= ~(1ULL << 3); in tfa_get_event_constraints()
5341 switch (c->idxmsk64 & 0x3ull) { in cmt_get_event_constraints()
5726 new_mask = c1->idxmsk64 & mask; in __intel_pmu_check_dyn_constr()
5730 if (c1->idxmsk64 & INTEL_PMC_MSK_TOPDOWN) in __intel_pmu_check_dyn_constr()
5733 if (!new_weight && fls64(c1->idxmsk64) < INTEL_PMC_IDX_FIXED) { in __intel_pmu_check_dyn_constr()
5744 check_mask = c2->idxmsk64 & mask; in __intel_pmu_check_dyn_constr()
[all …]
/linux/arch/x86/events/zhaoxin/
H A Dcore.c612 c->idxmsk64 |= x86_pmu.cntr_mask64; in zhaoxin_pmu_init()
/linux/arch/x86/events/
H A Dperf_event.h59 u64 idxmsk64; member
390 { .idxmsk64 = (n) }, \
H A Dcore.c903 if (c->idxmsk64 & (~0ULL << INTEL_PMC_IDX_FIXED)) { in __perf_sched_find_counter()