Home
last modified time | relevance | path

Searched refs:hw_field (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/sws/
H A Ddr_ste_v2.h42 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_SRC_L2_OUT_0, .start = 0, .end = 31,
45 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_SRC_L2_OUT_1, .start = 16, .end = 31,
48 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_L2_OUT_1, .start = 0, .end = 15,
51 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_L2_OUT_0, .start = 0, .end = 31,
54 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_L2_OUT_1, .start = 16, .end = 31,
57 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_L3_OUT_0, .start = 18, .end = 23,
60 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_L4_OUT_1, .start = 16, .end = 24,
64 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_L4_OUT_0, .start = 16, .end = 31,
68 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_L4_OUT_0, .start = 0, .end = 15,
72 .hw_field = DR_STE_V2_ACTION_MDFY_FLD_L3_OUT_0, .start = 8, .end = 15,
[all …]
H A Ddr_ste_v0.c116 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L2_1, .start = 16, .end = 47,
119 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L2_1, .start = 0, .end = 15,
122 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L2_2, .start = 32, .end = 47,
125 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L2_0, .start = 16, .end = 47,
128 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L2_0, .start = 0, .end = 15,
131 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L3_1, .start = 0, .end = 5,
134 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L4_0, .start = 48, .end = 56,
138 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L4_0, .start = 0, .end = 15,
142 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L4_0, .start = 16, .end = 31,
146 .hw_field = DR_STE_V0_ACTION_MDFY_FLD_L3_1, .start = 8, .end = 15,
[all …]
H A Ddr_ste_v1.c10 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_SRC_L2_OUT_0, .start = 0, .end = 31,
13 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_SRC_L2_OUT_1, .start = 16, .end = 31,
16 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_L2_OUT_1, .start = 0, .end = 15,
19 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_L2_OUT_0, .start = 0, .end = 31,
22 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_L2_OUT_1, .start = 16, .end = 31,
25 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_L3_OUT_0, .start = 18, .end = 23,
28 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_L4_OUT_1, .start = 16, .end = 24,
32 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_L4_OUT_0, .start = 16, .end = 31,
36 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_L4_OUT_0, .start = 0, .end = 15,
40 .hw_field = DR_STE_V1_ACTION_MDFY_FLD_L3_OUT_0, .start = 8, .end = 15,
[all …]
H A Ddr_action.c1621 hw_action_info->hw_field, in dr_action_modify_sw_to_hw_add()
1667 hw_action_info->hw_field, in dr_action_modify_sw_to_hw_set()
1720 hw_dst_action_info->hw_field, in dr_action_modify_sw_to_hw_copy()
1723 hw_src_action_info->hw_field, in dr_action_modify_sw_to_hw_copy()
1921 u16 hw_field = 0; in dr_actions_convert_modify_header() local
1981 if ((hw_idx % 2) && (hw_field == hw_dst_action_info->hw_field || in dr_actions_convert_modify_header()
1983 hw_field == hw_src_action_info->hw_field))) { in dr_actions_convert_modify_header()
1993 hw_field = hw_dst_action_info->hw_field; in dr_actions_convert_modify_header()
H A Ddr_ste.c576 const struct mlx5dr_ste_action_modify_field *hw_field; in mlx5dr_ste_conv_modify_hdr_sw_field() local
581 hw_field = &ste_ctx->modify_field_arr[sw_field]; in mlx5dr_ste_conv_modify_hdr_sw_field()
582 if (!hw_field->end && !hw_field->start) in mlx5dr_ste_conv_modify_hdr_sw_field()
585 return hw_field; in mlx5dr_ste_conv_modify_hdr_sw_field()
590 u8 hw_field, in mlx5dr_ste_set_action_set() argument
596 hw_field, shifter, length, data); in mlx5dr_ste_set_action_set()
601 u8 hw_field, in mlx5dr_ste_set_action_add() argument
607 hw_field, shifter, length, data); in mlx5dr_ste_set_action_add()
H A Ddr_ste_v1.h169 void dr_ste_v1_set_action_set(u8 *d_action, u8 hw_field, u8 shifter,
171 void dr_ste_v1_set_action_add(u8 *d_action, u8 hw_field, u8 shifter,
H A Ddr_ste.h180 u8 hw_field,
185 u8 hw_field,
H A Ddr_types.h322 u8 hw_field,
328 u8 hw_field,
1009 u16 hw_field; member