| /linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_tv.c | 323 u16 hblank_start, hblank_end, htotal; member
397 .hblank_start = 836, .htotal = 857,
439 .hblank_start = 836, .htotal = 857,
482 .hblank_start = 836, .htotal = 857,
525 .hblank_start = 836, .htotal = 857,
568 .hblank_start = 844, .htotal = 863,
613 .hblank_start = 844, .htotal = 863,
655 .hblank_start = 842, .htotal = 857,
679 .hblank_start = 859, .htotal = 863,
703 .hblank_start = 1580, .htotal = 1649,
[all …]
|
| /linux/drivers/media/platform/xilinx/ |
| H A D | xilinx-vtc.h | 22 unsigned int hblank_start; member
|
| H A D | xilinx-vtc.c | 205 (config->hblank_start << XVTC_ACTIVE_HSIZE_SHIFT)); in xvtc_generator_start()
|
| H A D | xilinx-tpg.c | 190 .hblank_start = width, in xtpg_s_stream()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/ |
| H A D | dml2_utils.c | 242 unsigned int hactive, vactive, hblank_start, vblank_start, hblank_end, vblank_end; in populate_pipe_ctx_dlg_params_from_dml() local
247 hblank_start = pipe_ctx->stream->timing.h_total - pipe_ctx->stream->timing.h_front_porch; in populate_pipe_ctx_dlg_params_from_dml()
250 hblank_end = hblank_start - timing->h_addressable - timing->h_border_left - timing->h_border_right; in populate_pipe_ctx_dlg_params_from_dml()
266 pipe_ctx->pipe_dlg_param.hblank_start = hblank_start; in populate_pipe_ctx_dlg_params_from_dml()
|
| H A D | dml2_translation_helper.c | 757 dml_uint_t hblank_start, vblank_start; in populate_dml_timing_cfg_from_stream_state() local
769 hblank_start = in->timing.h_total - in->timing.h_front_porch; in populate_dml_timing_cfg_from_stream_state()
770 out->HBlankEnd[location] = hblank_start in populate_dml_timing_cfg_from_stream_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/ |
| H A D | dml21_translation_helper.c | 90 unsigned int hblank_start, vblank_start, min_hardware_refresh_in_uhz; in populate_dml21_timing_config_from_stream_state() local
107 hblank_start = stream->timing.h_total - stream->timing.h_front_porch; in populate_dml21_timing_config_from_stream_state()
109 …timing->h_blank_end = hblank_start - stream->timing.h_addressable - pipe_ctx->dsc_padding_params.d… in populate_dml21_timing_config_from_stream_state()
112 if (hblank_start < stream->timing.h_addressable) in populate_dml21_timing_config_from_stream_state()
|
| /linux/include/video/ |
| H A D | gbe.h | 292 short hblank_start; /* Horizontal blank start */ member
|
| /linux/drivers/video/fbdev/ |
| H A D | gbefb.c | 518 timing->hblank_start = var->xres; in compute_gbe_timing()
566 timing->hblank_start - 5); in gbe_set_timing_info()
577 SET_GBE_FIELD(VT_HCMAP, HCMAP_ON, val, timing->hblank_start); in gbe_set_timing_info()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | display_mode_lib.c | 225 dml_print("DML PARAMS: hblank_start = %d\n", pipe_dest->hblank_start); in dml_log_pipe_params()
|
| H A D | display_mode_structs.h | 512 unsigned int hblank_start; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/calcs/ |
| H A D | dcn_calcs.c | 432 input->dest.hblank_start = input->dest.htotal - pipe->stream->timing.h_front_porch; in pipe_ctx_to_e2e_pipe_params()
433 input->dest.hblank_end = input->dest.hblank_start in pipe_ctx_to_e2e_pipe_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| H A D | dcn20_fpu.c | 1388 pipes[pipe_cnt].pipe.dest.hblank_start = timing->h_total - timing->h_front_porch; in dcn20_populate_dml_pipes_from_context()
1389 pipes[pipe_cnt].pipe.dest.hblank_end = pipes[pipe_cnt].pipe.dest.hblank_start in dcn20_populate_dml_pipes_from_context()
|