Home
last modified time | relevance | path

Searched refs:gb_addr_config (Results 1 – 23 of 23) sorted by relevance

/linux/drivers/gpu/drm/radeon/ !
H A Dni.c867 u32 gb_addr_config = 0; in cayman_gpu_init() local
900 gb_addr_config = CAYMAN_GB_ADDR_CONFIG_GOLDEN; in cayman_gpu_init()
974 gb_addr_config = ARUBA_GB_ADDR_CONFIG_GOLDEN; in cayman_gpu_init()
1005 tmp = (gb_addr_config & NUM_PIPES_MASK) >> NUM_PIPES_SHIFT; in cayman_gpu_init()
1007 tmp = (gb_addr_config & PIPE_INTERLEAVE_SIZE_MASK) >> PIPE_INTERLEAVE_SIZE_SHIFT; in cayman_gpu_init()
1009 tmp = (gb_addr_config & NUM_SHADER_ENGINES_MASK) >> NUM_SHADER_ENGINES_SHIFT; in cayman_gpu_init()
1011 tmp = (gb_addr_config & NUM_GPUS_MASK) >> NUM_GPUS_SHIFT; in cayman_gpu_init()
1013 tmp = (gb_addr_config & MULTI_GPU_TILE_SIZE_MASK) >> MULTI_GPU_TILE_SIZE_SHIFT; in cayman_gpu_init()
1015 tmp = (gb_addr_config & ROW_SIZE_MASK) >> ROW_SIZE_SHIFT; in cayman_gpu_init()
1061 ((gb_addr_config & PIPE_INTERLEAVE_SIZE_MASK) >> PIPE_INTERLEAVE_SIZE_SHIFT) << 8; in cayman_gpu_init()
[all …]
H A Dsi.c3071 u32 gb_addr_config = 0; in si_gpu_init() local
3094 gb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init()
3111 gb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init()
3129 gb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init()
3146 gb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init()
3163 gb_addr_config = HAINAN_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init()
3199 gb_addr_config &= ~ROW_SIZE_MASK; in si_gpu_init()
3203 gb_addr_config |= ROW_SIZE(0); in si_gpu_init()
3206 gb_addr_config |= ROW_SIZE(1); in si_gpu_init()
3209 gb_addr_config |= ROW_SIZE(2); in si_gpu_init()
[all …]
H A Dcik.c3170 u32 gb_addr_config = RREG32(GB_ADDR_CONFIG); in cik_gpu_init() local
3192 gb_addr_config = BONAIRE_GB_ADDR_CONFIG_GOLDEN; in cik_gpu_init()
3209 gb_addr_config = HAWAII_GB_ADDR_CONFIG_GOLDEN; in cik_gpu_init()
3226 gb_addr_config = BONAIRE_GB_ADDR_CONFIG_GOLDEN; in cik_gpu_init()
3245 gb_addr_config = BONAIRE_GB_ADDR_CONFIG_GOLDEN; in cik_gpu_init()
3279 gb_addr_config &= ~ROW_SIZE_MASK; in cik_gpu_init()
3283 gb_addr_config |= ROW_SIZE(0); in cik_gpu_init()
3286 gb_addr_config |= ROW_SIZE(1); in cik_gpu_init()
3289 gb_addr_config |= ROW_SIZE(2); in cik_gpu_init()
3320 ((gb_addr_config & PIPE_INTERLEAVE_SIZE_MASK) >> PIPE_INTERLEAVE_SIZE_SHIFT) << 8; in cik_gpu_init()
[all …]
/linux/drivers/gpu/drm/amd/amdgpu/ !
H A Djpeg_v5_0_0.c362 adev->gfx.config.gb_addr_config, indirect); in jpeg_v5_0_0_start_dpg_mode()
365 adev->gfx.config.gb_addr_config, 1); in jpeg_v5_0_0_start_dpg_mode()
448 adev->gfx.config.gb_addr_config); in jpeg_v5_0_0_start()
H A Djpeg_v4_0_5.c452 adev->gfx.config.gb_addr_config, indirect); in jpeg_v4_0_5_start_dpg_mode()
537 adev->gfx.config.gb_addr_config); in jpeg_v4_0_5_start()
H A Djpeg_v2_5.c353 adev->gfx.config.gb_addr_config); in jpeg_v2_5_start_inst()
355 adev->gfx.config.gb_addr_config); in jpeg_v2_5_start_inst()
H A Dsoc21.c333 if (reg_offset == SOC15_REG_OFFSET(GC, 0, regGB_ADDR_CONFIG) && adev->gfx.config.gb_addr_config) in soc21_get_register_value()
334 return adev->gfx.config.gb_addr_config; in soc21_get_register_value()
H A Dgfx_v12_0.c3544 u32 gb_addr_config; in get_gb_addr_config() local
3546 gb_addr_config = RREG32_SOC15(GC, 0, regGB_ADDR_CONFIG); in get_gb_addr_config()
3547 if (gb_addr_config == 0) in get_gb_addr_config()
3551 1 << REG_GET_FIELD(gb_addr_config, GB_ADDR_CONFIG, NUM_PKRS); in get_gb_addr_config()
3553 adev->gfx.config.gb_addr_config = gb_addr_config; in get_gb_addr_config()
3556 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
3563 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
3566 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
3569 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
3572 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
H A Dgfx_v11_0.c4706 u32 gb_addr_config; in get_gb_addr_config() local
4708 gb_addr_config = RREG32_SOC15(GC, 0, regGB_ADDR_CONFIG); in get_gb_addr_config()
4709 if (gb_addr_config == 0) in get_gb_addr_config()
4713 1 << REG_GET_FIELD(gb_addr_config, GB_ADDR_CONFIG, NUM_PKRS); in get_gb_addr_config()
4715 adev->gfx.config.gb_addr_config = gb_addr_config; in get_gb_addr_config()
4718 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
4725 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
4728 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
4731 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
4734 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in get_gb_addr_config()
H A Dvcn_v5_0_0.c524 adev->gfx.config.gb_addr_config, 0, indirect); in vcn_v5_0_0_mc_resume_dpg_mode()
861 adev->gfx.config.gb_addr_config); in vcn_v5_0_0_start()
H A Dvcn_v2_5.c740 VCN, 0, mmUVD_GFX8_ADDR_CONFIG), adev->gfx.config.gb_addr_config, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
1236 adev->gfx.config.gb_addr_config); in vcn_v2_5_start()
1238 adev->gfx.config.gb_addr_config); in vcn_v2_5_start()
H A Dvcn_v4_0_5.c565 adev->gfx.config.gb_addr_config, 0, indirect); in vcn_v4_0_5_mc_resume_dpg_mode()
1133 adev->gfx.config.gb_addr_config); in vcn_v4_0_5_start()
H A Dgfx_v10_0.c4583 u32 gb_addr_config; in gfx_v10_0_gpu_early_init() local
4594 gb_addr_config = RREG32_SOC15(GC, 0, mmGB_ADDR_CONFIG); in gfx_v10_0_gpu_early_init()
4609 gb_addr_config = RREG32_SOC15(GC, 0, mmGB_ADDR_CONFIG); in gfx_v10_0_gpu_early_init()
4611 1 << REG_GET_FIELD(gb_addr_config, GB_ADDR_CONFIG, NUM_PKRS); in gfx_v10_0_gpu_early_init()
4620 gb_addr_config = CYAN_SKILLFISH_GB_ADDR_CONFIG_GOLDEN; in gfx_v10_0_gpu_early_init()
4627 adev->gfx.config.gb_addr_config = gb_addr_config; in gfx_v10_0_gpu_early_init()
4630 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in gfx_v10_0_gpu_early_init()
4637 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in gfx_v10_0_gpu_early_init()
4640 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in gfx_v10_0_gpu_early_init()
4643 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in gfx_v10_0_gpu_early_init()
[all …]
H A Dsdma_v2_4.c422 adev->gfx.config.gb_addr_config & 0x70); in sdma_v2_4_gfx_resume()
H A Dcik_sdma.c448 adev->gfx.config.gb_addr_config & 0x70); in cik_sdma_gfx_resume()
H A Dsoc15.c429 return adev->gfx.config.gb_addr_config; in soc15_get_register_value()
H A Damdgpu_amdkfd_gpuvm.c3223 config->gb_addr_config = adev->gfx.config.gb_addr_config; in amdgpu_amdkfd_get_tile_config()
H A Dsdma_v3_0.c662 adev->gfx.config.gb_addr_config & 0x70); in sdma_v3_0_gfx_resume()
H A Damdgpu_debugfs.c905 config[no_regs++] = adev->gfx.config.gb_addr_config; in amdgpu_debugfs_gca_config_read()
/linux/drivers/gpu/drm/amd/include/ !
H A Dkgd_kfd_interface.h155 uint32_t gb_addr_config; member
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/ !
H A Damdgpu_dm_plane.c637 u32 gb_addr_config; in amdgpu_dm_plane_add_gfx11_modifiers() local
647 gb_addr_config = RREG32_SOC15(GC, 0, regGB_ADDR_CONFIG); in amdgpu_dm_plane_add_gfx11_modifiers()
648 ASSERT(gb_addr_config != 0); in amdgpu_dm_plane_add_gfx11_modifiers()
650 num_pkrs = 1 << REG_GET_FIELD(gb_addr_config, GB_ADDR_CONFIG, NUM_PKRS); in amdgpu_dm_plane_add_gfx11_modifiers()
652 num_pipes = 1 << REG_GET_FIELD(gb_addr_config, GB_ADDR_CONFIG, NUM_PIPES); in amdgpu_dm_plane_add_gfx11_modifiers()
/linux/include/uapi/linux/ !
H A Dkfd_ioctl.h392 __u32 gb_addr_config; /* from KFD */
386 __u32 gb_addr_config; /* from KFD */ global() member
/linux/drivers/gpu/drm/amd/amdkfd/ !
H A Dkfd_chardev.c955 args->gb_addr_config = config.gb_addr_config; in kfd_ioctl_get_tile_config()