| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/ |
| H A D | dml_display_rq_dlg_calc.c | 315 ASSERT(disp_dlg_regs->refcyc_h_blank_end < (dml_uint_t)dml_pow(2, 13)); in dml_rq_dlg_get_dlg_reg() 317 disp_dlg_regs->ref_freq_to_pix_freq = (dml_uint_t)(ref_freq_to_pix_freq * dml_pow(2, 19)); in dml_rq_dlg_get_dlg_reg() 318 temp = dml_pow(2, 8); in dml_rq_dlg_get_dlg_reg() 411 …disp_dlg_regs->min_dst_y_next_start = (dml_uint_t)((dml_float_t) min_dst_y_next_start * dml_pow(2,… in dml_rq_dlg_get_dlg_reg() 412 ASSERT(disp_dlg_regs->min_dst_y_next_start < (dml_uint_t)dml_pow(2, 18)); in dml_rq_dlg_get_dlg_reg() 416 disp_dlg_regs->dst_y_prefetch = (dml_uint_t)(dst_y_prefetch * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_reg() 417 disp_dlg_regs->dst_y_per_vm_vblank = (dml_uint_t)(dst_y_per_vm_vblank * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_reg() 418 disp_dlg_regs->dst_y_per_row_vblank = (dml_uint_t)(dst_y_per_row_vblank * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_reg() 419 disp_dlg_regs->dst_y_per_vm_flip = (dml_uint_t)(dst_y_per_vm_flip * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_reg() 420 disp_dlg_regs->dst_y_per_row_flip = (dml_uint_t)(dst_y_per_row_flip * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_reg() [all …]
|
| H A D | display_mode_util.h | 49 __DML_DLL_EXPORT__ dml_float_t dml_pow(dml_float_t base, int exp);
|
| H A D | display_mode_util.c | 196 dml_float_t dml_pow(dml_float_t base, int exp) in dml_pow() function
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| H A D | display_rq_dlg_calc_32.c | 274 dlg_regs->ref_freq_to_pix_freq = (unsigned int) (ref_freq_to_pix_freq * dml_pow(2, 19)); in dml32_rq_dlg_get_dlg_reg() 275 …dlg_regs->refcyc_per_htotal = (unsigned int) (ref_freq_to_pix_freq * (double) htotal * dml_pow(2, … in dml32_rq_dlg_get_dlg_reg() 344 ASSERT(dlg_regs->refcyc_h_blank_end < (unsigned int)dml_pow(2, 13)); in dml32_rq_dlg_get_dlg_reg() 440 dlg_regs->min_dst_y_next_start = min_dst_y_next_start * dml_pow(2, 2); in dml32_rq_dlg_get_dlg_reg() 441 ASSERT(dlg_regs->min_dst_y_next_start < (unsigned int)dml_pow(2, 18)); in dml32_rq_dlg_get_dlg_reg() 445 dlg_regs->dst_y_prefetch = (unsigned int) (dst_y_prefetch * dml_pow(2, 2)); in dml32_rq_dlg_get_dlg_reg() 446 dlg_regs->dst_y_per_vm_vblank = (unsigned int) (dst_y_per_vm_vblank * dml_pow(2, 2)); in dml32_rq_dlg_get_dlg_reg() 447 dlg_regs->dst_y_per_row_vblank = (unsigned int) (dst_y_per_row_vblank * dml_pow(2, 2)); in dml32_rq_dlg_get_dlg_reg() 448 dlg_regs->dst_y_per_vm_flip = (unsigned int) (dst_y_per_vm_flip * dml_pow(2, 2)); in dml32_rq_dlg_get_dlg_reg() 449 dlg_regs->dst_y_per_row_flip = (unsigned int) (dst_y_per_row_flip * dml_pow(2, 2)); in dml32_rq_dlg_get_dlg_reg() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| H A D | display_rq_dlg_calc_21.c | 967 (unsigned int) (ref_freq_to_pix_freq * dml_pow(2, 19)); in dml_rq_dlg_get_dlg_params() 969 * dml_pow(2, 8)); in dml_rq_dlg_get_dlg_params() 973 ASSERT(disp_dlg_regs->refcyc_h_blank_end < (unsigned int)dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 982 disp_dlg_regs->min_dst_y_next_start = (unsigned int) (((double) dlg_vblank_start) * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_params() 983 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int)dml_pow(2, 18)); in dml_rq_dlg_get_dlg_params() 1368 ASSERT(refcyc_per_req_delivery_pre_l < dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 1369 ASSERT(refcyc_per_req_delivery_l < dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 1404 ASSERT(refcyc_per_req_delivery_pre_c < dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 1405 ASSERT(refcyc_per_req_delivery_c < dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 1449 ASSERT(disp_dlg_regs->refcyc_x_after_scaler < (unsigned int)dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| H A D | display_rq_dlg_calc_31.c | 826 ASSERT(*refcyc_per_req_delivery_pre_cur < dml_pow(2, 13)); in calculate_ttu_cursor() 841 ASSERT(*refcyc_per_req_delivery_cur < dml_pow(2, 13)); in calculate_ttu_cursor() 975 disp_dlg_regs->ref_freq_to_pix_freq = (unsigned int) (ref_freq_to_pix_freq * dml_pow(2, 19)); in dml_rq_dlg_get_dlg_params() 976 …_regs->refcyc_per_htotal = (unsigned int) (ref_freq_to_pix_freq * (double) htotal * dml_pow(2, 8)); in dml_rq_dlg_get_dlg_params() 983 disp_dlg_regs->min_dst_y_next_start = (unsigned int) (((double) dlg_vblank_start) * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_params() 985 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int)dml_pow(2, 18)); in dml_rq_dlg_get_dlg_params() 1089 } ASSERT(disp_dlg_regs->refcyc_h_blank_end < (unsigned int)dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 1318 …ASSERT(refcyc_per_req_delivery_pre_l < dml_pow(2, 13)); ASSERT(refcyc_per_req_delivery_l < dml_pow… in dml_rq_dlg_get_dlg_params() 1355 …ASSERT(refcyc_per_req_delivery_pre_c < dml_pow(2, 13)); ASSERT(refcyc_per_req_delivery_c < dml_pow… in dml_rq_dlg_get_dlg_params() 1403 ASSERT(disp_dlg_regs->refcyc_x_after_scaler < (unsigned int)dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| H A D | display_rq_dlg_calc_30.c | 849 ASSERT(*refcyc_per_req_delivery_pre_cur < dml_pow(2, 13)); in calculate_ttu_cursor() 879 ASSERT(*refcyc_per_req_delivery_cur < dml_pow(2, 13)); in calculate_ttu_cursor() 1038 (unsigned int)(ref_freq_to_pix_freq * dml_pow(2, 19)); in dml_rq_dlg_get_dlg_params() 1040 * dml_pow(2, 8)); in dml_rq_dlg_get_dlg_params() 1051 ) * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_params() 1052 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int)dml_pow(2, 18)); in dml_rq_dlg_get_dlg_params() 1216 ASSERT(disp_dlg_regs->refcyc_h_blank_end < (unsigned int)dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 1475 ASSERT(refcyc_per_req_delivery_pre_l < dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 1476 ASSERT(refcyc_per_req_delivery_l < dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 1507 ASSERT(refcyc_per_req_delivery_pre_c < dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
| H A D | display_rq_dlg_calc_314.c | 912 ASSERT(*refcyc_per_req_delivery_pre_cur < dml_pow(2, 13)); in calculate_ttu_cursor() 926 ASSERT(*refcyc_per_req_delivery_cur < dml_pow(2, 13)); in calculate_ttu_cursor() 1060 disp_dlg_regs->ref_freq_to_pix_freq = (unsigned int) (ref_freq_to_pix_freq * dml_pow(2, 19)); in dml_rq_dlg_get_dlg_params() 1061 …_regs->refcyc_per_htotal = (unsigned int) (ref_freq_to_pix_freq * (double) htotal * dml_pow(2, 8)); in dml_rq_dlg_get_dlg_params() 1070 disp_dlg_regs->min_dst_y_next_start = vba__min_dst_y_next_start * dml_pow(2, 2); in dml_rq_dlg_get_dlg_params() 1072 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int)dml_pow(2, 18)); in dml_rq_dlg_get_dlg_params() 1177 } ASSERT(disp_dlg_regs->refcyc_h_blank_end < (unsigned int)dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() 1406 …ASSERT(refcyc_per_req_delivery_pre_l < dml_pow(2, 13)); ASSERT(refcyc_per_req_delivery_l < dml_pow… in dml_rq_dlg_get_dlg_params() 1443 …ASSERT(refcyc_per_req_delivery_pre_c < dml_pow(2, 13)); ASSERT(refcyc_per_req_delivery_c < dml_pow… in dml_rq_dlg_get_dlg_params() 1491 ASSERT(disp_dlg_regs->refcyc_x_after_scaler < (unsigned int)dml_pow(2, 13)); in dml_rq_dlg_get_dlg_params() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| H A D | display_rq_dlg_calc_20v2.c | 921 (unsigned int) (ref_freq_to_pix_freq * dml_pow(2, 19)); in dml20v2_rq_dlg_get_dlg_params() 923 * dml_pow(2, 8)); in dml20v2_rq_dlg_get_dlg_params() 927 ASSERT(disp_dlg_regs->refcyc_h_blank_end < (unsigned int) dml_pow(2, 13)); in dml20v2_rq_dlg_get_dlg_params() 937 + min_dst_y_ttu_vblank) * dml_pow(2, 2)); in dml20v2_rq_dlg_get_dlg_params() 938 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int) dml_pow(2, 18)); in dml20v2_rq_dlg_get_dlg_params() 1305 ASSERT(refcyc_per_req_delivery_pre_l < dml_pow(2, 13)); in dml20v2_rq_dlg_get_dlg_params() 1306 ASSERT(refcyc_per_req_delivery_l < dml_pow(2, 13)); in dml20v2_rq_dlg_get_dlg_params() 1337 ASSERT(refcyc_per_req_delivery_pre_c < dml_pow(2, 13)); in dml20v2_rq_dlg_get_dlg_params() 1338 ASSERT(refcyc_per_req_delivery_c < dml_pow(2, 13)); in dml20v2_rq_dlg_get_dlg_params() 1380 ASSERT(disp_dlg_regs->refcyc_x_after_scaler < (unsigned int) dml_pow(2, 13)); in dml20v2_rq_dlg_get_dlg_params() [all …]
|
| H A D | display_rq_dlg_calc_20.c | 921 (unsigned int) (ref_freq_to_pix_freq * dml_pow(2, 19)); in dml20_rq_dlg_get_dlg_params() 923 * dml_pow(2, 8)); in dml20_rq_dlg_get_dlg_params() 927 ASSERT(disp_dlg_regs->refcyc_h_blank_end < (unsigned int) dml_pow(2, 13)); in dml20_rq_dlg_get_dlg_params() 936 disp_dlg_regs->min_dst_y_next_start = (unsigned int) ((double) dlg_vblank_start * dml_pow(2, 2)); in dml20_rq_dlg_get_dlg_params() 937 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int) dml_pow(2, 18)); in dml20_rq_dlg_get_dlg_params() 1304 ASSERT(refcyc_per_req_delivery_pre_l < dml_pow(2, 13)); in dml20_rq_dlg_get_dlg_params() 1305 ASSERT(refcyc_per_req_delivery_l < dml_pow(2, 13)); in dml20_rq_dlg_get_dlg_params() 1336 ASSERT(refcyc_per_req_delivery_pre_c < dml_pow(2, 13)); in dml20_rq_dlg_get_dlg_params() 1337 ASSERT(refcyc_per_req_delivery_c < dml_pow(2, 13)); in dml20_rq_dlg_get_dlg_params() 1379 ASSERT(disp_dlg_regs->refcyc_x_after_scaler < (unsigned int) dml_pow(2, 13)); in dml20_rq_dlg_get_dlg_params() [all …]
|
| H A D | display_mode_vba_20.c | 289 / dml_pow( in adjust_ReturnBW() 3466 dml_pow((locals->ReturnBWToDCNPerState * locals->UrgentLatency in dml20_ModeSupportAndSystemConfigurationFull() 3489 dml_pow((locals->ReturnBWToDCNPerState * locals->UrgentLatency in dml20_ModeSupportAndSystemConfigurationFull()
|
| H A D | display_mode_vba_20v2.c | 313 / dml_pow( in adjust_ReturnBW() 3573 dml_pow((locals->ReturnBWToDCNPerState * locals->UrgentLatency in dml20v2_ModeSupportAndSystemConfigurationFull() 3596 dml_pow((locals->ReturnBWToDCNPerState * locals->UrgentLatency in dml20v2_ModeSupportAndSystemConfigurationFull()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | dml1_display_rq_dlg_calc.c | 1153 (unsigned int) (ref_freq_to_pix_freq * dml_pow(2, 19)); in dml1_rq_dlg_get_dlg_params() 1155 * dml_pow(2, 8)); in dml1_rq_dlg_get_dlg_params() 1158 ASSERT(disp_dlg_regs->refcyc_h_blank_end < (unsigned int) dml_pow(2, 13)); in dml1_rq_dlg_get_dlg_params() 1175 + min_dst_y_ttu_vblank) * dml_pow(2, 2)); in dml1_rq_dlg_get_dlg_params() 1176 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int) dml_pow(2, 18)); in dml1_rq_dlg_get_dlg_params() 1440 ASSERT(disp_dlg_regs->refcyc_x_after_scaler < (unsigned int) dml_pow(2, 13)); in dml1_rq_dlg_get_dlg_params() 1450 disp_dlg_regs->dst_y_prefetch = (unsigned int) (dst_y_prefetch * dml_pow(2, 2)); in dml1_rq_dlg_get_dlg_params() 1461 disp_dlg_regs->dst_y_per_vm_vblank = (unsigned int) (dst_y_per_vm_vblank * dml_pow(2, 2)); in dml1_rq_dlg_get_dlg_params() 1465 disp_dlg_regs->dst_y_per_row_vblank = (unsigned int) (dst_y_per_row_vblank * dml_pow(2, 2)); in dml1_rq_dlg_get_dlg_params() 1519 disp_dlg_regs->vratio_prefetch = (unsigned int) dml_pow(2, 21) - 1; in dml1_rq_dlg_get_dlg_params() [all …]
|
| H A D | dml_inline_defs.h | 104 static inline double dml_pow(double a, int exp) in dml_pow() function
|