Home
last modified time | relevance | path

Searched refs:cpu_role (Results 1 – 3 of 3) sorted by relevance

/linux/arch/x86/kvm/mmu/
H A Dmmu.c226 return !!(mmu->cpu_role. base_or_ext . reg##_##name); \
239 return mmu->cpu_role.base.level > 0; in is_cr0_pg()
244 return !mmu->cpu_role.base.has_4_byte_gpte; in is_cr4_pae()
2485 vcpu->arch.mmu->cpu_role.base.level < PT64_ROOT_4LEVEL && in shadow_walk_init_using_root()
4077 if (mmu->cpu_role.base.level == PT32E_ROOT_LEVEL) { in mmu_alloc_shadow_roots()
4101 if (mmu->cpu_role.base.level >= PT64_ROOT_4LEVEL) { in mmu_alloc_shadow_roots()
4140 if (mmu->cpu_role.base.level == PT32E_ROOT_LEVEL) { in mmu_alloc_shadow_roots()
4154 quadrant = (mmu->cpu_role.base.level == PT32_ROOT_LEVEL) ? i : 0; in mmu_alloc_shadow_roots()
4190 mmu->cpu_role.base.level >= PT64_ROOT_4LEVEL || in mmu_alloc_special_roots()
4295 if (vcpu->arch.mmu->cpu_role.base.level >= PT64_ROOT_4LEVEL) { in kvm_mmu_sync_roots()
[all …]
H A Dpaging_tmpl.h58 #define PT_HAVE_ACCESSED_DIRTY(mmu) (!(mmu)->cpu_role.base.ad_disabled)
288 gpte &= level - (PT32_ROOT_LEVEL + mmu->cpu_role.ext.cr4_pse); in is_last_gpte()
326 walker->level = mmu->cpu_role.base.level; in walk_addr_generic()
626 top_level = vcpu->arch.mmu->cpu_role.base.level; in fetch()
/linux/arch/x86/include/asm/
H A Dkvm_host.h476 union kvm_cpu_role cpu_role; member