Home
last modified time | relevance | path

Searched refs:cntval_bits (Results 1 – 8 of 8) sorted by relevance

/linux/arch/x86/events/intel/
H A Dknc.c309 .cntval_bits = 40,
H A Dp4.c1064 if (!overflow && (val & (1ULL << (x86_pmu.cntval_bits - 1)))) in p4_pmu_handle_irq()
1359 .cntval_bits = ARCH_P4_CNTRVAL_BITS,
H A Dds.c2339 int shift = 64 - x86_pmu.cntval_bits; in intel_perf_event_update_pmc()
2789 int shift = 64 - x86_pmu.cntval_bits; in intel_pmu_save_and_restart_reload()
H A Dcore.c7574 x86_pmu.cntval_bits = eax.split.bit_width; in intel_pmu_init()
/linux/arch/x86/events/
H A Dcore.c131 int shift = 64 - x86_pmu.cntval_bits; in x86_perf_event_update()
1734 if (val & (1ULL << (x86_pmu.cntval_bits - 1))) in x86_pmu_handle_irq()
2120 pr_info("... bit width: %d\n", x86_pmu.cntval_bits); in x86_pmu_show_pmu_cap()
2813 userpg->pmc_width = x86_pmu.cntval_bits; in arch_perf_update_userpage()
3134 cap->bit_width_gp = cap->num_counters_gp ? x86_pmu.cntval_bits : 0; in perf_get_x86_pmu_capability()
3135 cap->bit_width_fixed = cap->num_counters_fixed ? x86_pmu.cntval_bits : 0; in perf_get_x86_pmu_capability()
H A Dperf_event.h869 int cntval_bits; member
/linux/arch/x86/events/amd/
H A Dcore.c686 return !(counter & BIT_ULL(x86_pmu.cntval_bits - 1)); in amd_pmu_test_overflow_topbit()
1332 .cntval_bits = 48,
/linux/arch/x86/events/zhaoxin/
H A Dcore.c534 x86_pmu.cntval_bits = eax.split.bit_width; in zhaoxin_pmu_init()