Home
last modified time | relevance | path

Searched refs:clk_post (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/msm/dsi/phy/
H A Ddsi_phy.c114 timing->shared_timings.clk_post = linear_inter(tmax, tmin, pcnt2, 0, in msm_dsi_dphy_timing_calc()
136 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc()
226 timing->shared_timings.clk_post = in msm_dsi_dphy_timing_calc_v2()
250 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc_v2()
334 timing->shared_timings.clk_post = in msm_dsi_dphy_timing_calc_v3()
360 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc_v3()
398 * everything except clk_post/clk_pre uses calculations from v3 based in msm_dsi_dphy_timing_calc_v4()
447 timing->shared_timings.clk_post = linear_inter(tmax, tmin, 5, 0, false); in msm_dsi_dphy_timing_calc_v4()
462 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc_v4()
501 timing->shared_timings.clk_post in msm_dsi_cphy_timing_calc_v4()
[all...]
H A Ddsi_phy_7nm.c1101 writel(timing->shared_timings.clk_post, in dsi_7nm_phy_enable()
1122 writel(timing->shared_timings.clk_post, in dsi_7nm_phy_enable()
/linux/drivers/phy/
H A Dphy-core-mipi-dphy.c40 cfg->clk_post = 60000 + 52 * ui; in phy_mipi_dphy_calc_config()
120 if (cfg->clk_post < (60000 + 52 * ui)) in phy_mipi_dphy_config_validate()
/linux/include/linux/phy/
H A Dphy-mipi-dphy.h27 * @clk_post:
36 unsigned int clk_post; member
/linux/drivers/phy/amlogic/
H A Dphy-meson-axg-mipi-dphy.c249 (DIV_ROUND_UP(priv->config.clk_post + in phy_meson_axg_mipi_dphy_power_on()
/linux/drivers/phy/rockchip/
H A Dphy-rockchip-samsung-dcphy.c321 u8 clk_post; member
1257 val = T_CLK_POST(timing->clk_post); in samsung_mipi_dphy_clk_lane_timing_init()
/linux/drivers/media/i2c/
H A Dtc358746.c651 val = tc358746_ps_to_cnt(cfg->clk_post, hs_byte_clk); in tc358746_apply_dphy_config()
/linux/drivers/gpu/drm/msm/dsi/
H A Ddsi_host.c850 data = DSI_CLKOUT_TIMING_CTRL_T_CLK_POST(phy_shared_timings->clk_post) | in dsi_ctrl_enable()